

Integrated Device Technology, Inc.

IDT MIPS Microprocessor Family Software Reference Manual

Version 2.0 October 1996

2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A. ©1996 Integrated Device Technology, Inc. Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The IDT logo is a registered trademark, and BiCameral, BurstRAM, BUSMUX, CacheRAM, DECnet, Double-Density, FASTX, Four-Port, FLEXI-CACHE, Flexi-PAK, Flow-thruEDC, IDT/c, IDTenvY, IDT/sae, IDT/sim, IDT/ux, MacStation, MICROSLICE, PalatteDAC, REAL8, R3041, R3051, R3052, R3071, R3081, R36100, R3721, R4600, R4640, R4650, R4700, R4761, R4762, R5000, RISController, RISC ore, RISC Subsystem, RISC Windows, SARAM, SmartLogic, SyncFIFO, SyncBiFIFO, SPC, TargetSystem and WideBus are trademarks of Integrated Device Technology, Inc.

MIPS is a registered trademark, and RISCompiler, RISComponent, RISComputer, RISCware, RISC/os, R3000, and R3010 are trademarks of MIPS Computer Systems, Inc. Postscript is a registered trademark of Adobe Systems, Inc. AppleTalk, LocalTalk, and Macintosh are registered trademarks of Apple Computer, Inc. Centronics is a registered trademark of Genicom, Inc. Ethernet is a registered trademark of Digital Equipment Corp. PS2 is a registered trademark of IBM Corp.



About This Manual

This manual provides an introduction and design overview as well as more detailed descriptions and instructions for the following IDT product families:

- IDT79R30xx family of 32-bit RISC controllers
- IDT79R4xxx ORION family of high-performance 64-bit CPUs
- IDT79R5000 family of MIPS-4 ISA compatible CPU devices

Summary of Contents

Chapter 1, "Introduction," presents an overview of IDT's microprocessor families, including a discussion of the CPU Pipeline, and a comparison of MIPS ISA and CISC architecture.

Chapter 2, "MIPS Architecture," discusses the high-level architecture from the programmer's point of view, including comparisons of the basic address space of the R30xx, R4600/4700, and R4650.

Chapter 3, "System Control Co-Processor Architecture," discusses the aspects of the MIPS architecture that must be managed by the operating system, including details about CPU Control and Co-Processor 0.

Chapter 4, "Exception Management," examines the software techniques used to manage exceptions, and includes several code examples.

Chapter 5, "Cache Management," discusses IDT's implementation of the on-chip caches for instructions (I-cache) and data (D-cache).

Chapter 6, "Memory Management," discusses memory management and the Translation Lookaside Buffer (TLB). Also included is a discussion of the R4650's simple base-bounds mechanism, which it uses instead of a TLB.

Chapter 7, "Reset Initialization," reviews the CPU reset, compares it to an exception, and includes information on bootstrap sequences and starting up an application.

Chapter 8, "Floating Point Co-Processor," describes the operation of floating points, and compares the implementations in the various IDT MIPS microprocessors.

Chapter 9, "Assembler Language Programming," discusses the techniques and conventions of reading and writing MIPS assembler code, including a complete table of assembler instructions.

Chapter 10, "C Programming," provides an overview of the principles of designing an efficient C run-time environment, including a discussion of optimization.

Chapter 11, "Portability Considerations," discusses the main facets of designing for portability.

Chapter 12, "Writing Power-On Diagnostics," provides a pragmatic, hands-on look at producing usable diagnostics in the MIPS environment.

Chapter 13, "Instruction Timing and Optimization," discusses the scheduling implications in using MIPS instructions, and includes information about additional hazards.

Chapter 14, "Software Tools for Board Bring-Up," describes the software tools typically used by IDT when debugging a new board.

Chapter 15, "Software Design Examples," contains examples of C programs for applications and embedded systems.

Chapter 16, "Assembly Language Programming Tips," contains tips on optimizing your programming in a MIPS environment.

Appendix A, "CPU Instruction Set," provides an overview of the CPU instruction set. Following the overview, in alphabetical order, are command pages describing the individual CPU instructions.

Appendix B, "FPU Instruction Set," provides an overview of the floating point instruction set. Following the overview, in alphabetical order, are command pages describing the individual floating point instructions.



Table of Contents

INTRODUCTION	CHAPTER 1
OVERVIEW	1-1
IDT's MICROPROCESSOR FAMILIES	1-1
CPU PIPELINE	1-3
32-bit vs. 64-bit CPUs	1-4
MIPS ARCHITECTURE LEVELS	1-4
MIPS ISA COMPARED WITH CISC ARCHITECTURES	1-5
Instruction encoding features	1-5
Addressing and memory accesses	1-6
Operations not directly supported	1-7
Multiply and divide operations	1-7
Programmer-visible pipeline effects	1-7
A NOTE ON MACHINE AND ASSEMBLER LANGUAGE	1-9
MIPS ARCHITECTURE	CHAPTER 2
PROGRAMMER'S VIEW OF THE PROCESSOR ARCHITE	
Registers	2-1
Conventional names and uses of general-purpose re	
Integer multiply unit and registers Instruction types	2-4 2-5
Loading and storing: addressing modes	2-6
Data types in memory and registers	2-6
BASIC ADDRESS SPACE OF R30xx	2-10
SUMMARY OF R30xx SYSTEM ADDRESSING	2-11
Kernel vs. user mode	2-11
Memory map for CPUs without MMU hardware	2-12
R36100 Address Translation	2-14
BASIC ADDRESS SPACE OF R4600/R4700	2-15
BASIC ADDRESS SPACE OF R4650	2-18
SYSTEM CONTROL CO-PROCESSOR	
ARCHITECTURE	CHAPTER 3
CPU CONTROL SUMMARY	3-1
CPU CONTROL AND "CO-PROCESSOR 0"	3-3
CPU control instructions	3-3
Standard CPU control registers	3-3
Control Register Formats	3-4
Processor-specific registers	3-12
CPO Registers and System Operation Support	3-23
EXCEPTION MANAGEMENT	CHAPTER 4
EXCEPTIONS	4-1
Precise Exceptions	4-1
Exception Timing Exception Vectors	4-2 4-2
Exception Vectors Exception Handling – Basics	4-2 4-3
Nesting Exceptions	4-3
Exception Routines	4-5

INTERRUPTS 4-16 Software Interrupts 4-16 CACHE MANAGEMENT CHAPTER 5 CACHES AND CACHE MANAGEMENT 5-1 R30xx cache characteristics 5-2 Cache isolation and swapping in R30xx 5-4 R4600/R4700/R4650/R5000 Cache Characteristics 5-5 Initializing R30xx cache 5-11 Initializing R30x cache 5-12 Invalidation 5-14 Toxing set A of R4650 caches 5-16 Testing and probing 5-17 Configuration (R3041/71/81 only) 5-17 MemORY MANAGEMENT CHAPTER 6 MEMORY MANAGEMENT CHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION COKASIDE BUFFER (TLB) LOCKISDE BUFFER (TLB) 6-13 MEMORY MANAGEMENT AND BASE-BOUNDS 6-3 MUREGISTERS 6-3 Description of MMU Registers 6-4 TB CONTROL INSTRUCTIONS 6-13 How refills occur 6-13 Memory translation – setup 6-14 TLB exception sample code 6-15 Simulating dirty bits 6-16 USE OF TLB IN DEBUGG		Table of Contents
CACHE MANAGEMENT CHAPTER 5 CACHES AND CACHE MANAGEMENT 5-1 R30xx cache characteristics 5-2 Cache isolation and swapping in R30xx 5-4 R4600/R4700/R4650/R5000 Cache Characteristics 5-5 Initializing and Sizing the Caches 5-7 Initializing R4xx cache 5-11 Initializing R4xx cache 5-14 Locking set A of R4650 caches 5-16 Testing and probing 5-17 Configuration (R3041/71/81 only) 5-17 WRITE BUFFER 5-18 Implementing wbflush() 5-19 LOCKASIDE BUFFER (TLB) 6-1 MEMORY MANAGEMENT AND THE TRANSLATION CHAPTER 6 MEMORY MANAGEMENT AND BASE-BOUNDS 6-3 Description of MMU Registers 6-41 TLB CONTROL INSTRUCTIONS 6-13 PROGRAMMING TO THE TLB 6-16 Memory translation - setup 6-17 TLB CONTROL INSTRUCTIONS 6-17 Stanulating dirty bits 6-16 USE OF TLB IN DEBUGGING 6-17 TLB MANAGEMENT UTILITIES 6-17	INTERRUPTS	4-16
CACHES AND CACHE MANAGEMENT5-1R30xx cache characteristics5-2Cache locking5-3Cache locking5-3Cache isolation and swapping in R30xx5-4R4600/R4700/R4650/R5000 Cache Characteristics5-5Initializing R30xx cache5-11Initializing R30xx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19MEMORY MANAGEMENTCHAPTER 6MEMORY MANAGEMENT AND THE TRANSLATION6-1LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13Memory translation - setup6-14TLB exception sample code6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17STARTING UP7-9Starting up an application7-10Frobarg and recognizing the CPU7-9Postartap sequences7-9Starting up an application8-3IEEE exponent field and bias8-3IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R4xxx/R5000)<	Software Interrupts	4-16
R30xx cache characteristics5-2Cache locking5-3Cache locking5-3Cache locking5-3Cache locking and swapping in R30xx5-4R4600/R4700/R4650/R5000 Cache Characteristics5-5Initializing and Sizing the Caches5-7Initializing R4xxx cache5-11Initializing R4xxx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19MEMORY MANAGEMENTCHAPTER 6MEMORY MANAGEMENT AND THE TRANSLATION100KASIDE BUFFER (TLB)LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MEMORY MANAGEMENT AND BASE-BOUNDS6-13PROGRAMMING TO THE TLB6-13PROGRAMMING TO THE TLB6-113How refills occur6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-3MIPS FP Data formats8-3MIPS FP Data formats8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POIN	CACHE MANAGEMENT	CHAPTER 5
Cache locking5-3Cache isolation and swapping in R30xx5-4R4600/R4700/R450/R5000 Cache Characteristics5-5Initializing and Sizing the Caches5-7Initializing R30xx cache5-11Initializing R4xxx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19 MEMORY MANAGEMENTCHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION6-64LOOKASIDE BUFFER (TLB)6-11MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-13PROGRAMMING TO THE TLB6-113How refills occur6-13Memory translation - setup6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTULITIES6-17STARTING UP7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5	CACHES AND CACHE MANAGEMENT	5-1
Cache isolation and swapping in R30xx5-4R4600/R4700/R4650/R5000 Cache Characteristics5-5Initializing and Sizing the Caches5-7Initializing R30xx cache5-11Initializing R4xxx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-19WRITE BUFFER5-18Implementing wbflush()5-19MEMORY MANAGEMENTCHAPTER 6MEMORY MANAGEMENT AND THE TRANSLATION6-1LOOKASIDE BUFFER (TLB)6-3MMU REGISTERS6-3MMU REGISTERS6-3Description of MMU Registers6-13PROGRAMMING TO THE TLB6-113How refills occur6-13Memory translation - setup6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17TLB MANAGEMENT UTILITIES6-17Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10Probing and recognizing the CPU7-9Bootstrap sequences8-3MIPS FP Data formats8-3MIPS FP Data formats8-3MIPS INPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT RECISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT	R30xx cache characteristics	5-2
R4600/R4700/R4650/R5000 Cache Characteristics5-5Initializing and Sizing the Caches5-7Initializing R30xx cache5-11Initializing R30xx cache5-11Initializing R4xxx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush05-19MEMORY MANAGEMENTCHAPTER 6MEMORY MANAGEMENT AND THE TRANSLATION6-1LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING7-10TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-3MIPS FP Data formats8-3MIPS FP Data formats8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6FLOATING POINT REGISTERS (R3txx/R5000)8-5FLOATING POINT REGISTERS (R3txx/R5000)8-5FLOATING POINT REGISTERS (R3txx/R5000)8-5 <t< td=""><td></td><td></td></t<>		
Initializing and Sizing the Caches5-7Initializing R30xx cache5-11Initializing R4xxx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19 MEMORY MANAGEMENTCHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION6-3LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17 RESET INITIALIZATIONCHAPTER 7 STARTING UP7-9Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10 FLOATING POINT CO-PROCESSORCHAPTER 8 WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE exponent field and bias8-3IEEE exponent field and bias8-3IEEE exponent field and bias8-3IEEE exponent Values8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT		
Initializing R30xx cache5-11Initializing R4xxx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19 MEMORY MANAGEMENTCHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION6-13LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-13TLB CONTROL INSTRUCTIONS6-13How refills occur6-13How refills occur6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-10Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE exponent field and bias8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT EXCEPTIONS/INTERRUPTS8-6		
Initializing R4xxx cache5-12Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19 MEMORY MANAGEMENTCHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION100KASIDE BUFFER (TLB)LOCKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-113Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17Probing and recognizing the CPU7-9Bootstrap sequences7-9STARTING UP7-11Probing und recognizing the CPU7-9Bootstrap sequences7-9Starting up an application8-3IEEE exponent field and bias8-3IEEE exponent field and bias8-3IEEE exponent field and bias8-3IEEE exponent field and bias8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
Invalidation5-14Locking set A of R4650 caches5-16Testing and probing5-17Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush05-19 MEMORY MANAGEMENTCHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION6-1LOOKASIDE BUFFER (ILB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17Probing and recognizing the CPU7-9Pootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3Reserved Exponent Values8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R40xx/R5000)8-5FLOATING POINT RECEPTIONS/INTERRUPTS8-6THE FLOATING POINT RECEPTIONS/INTERRUPTS8-6THE FLOATING POINT REGISTERS (R40xx/R5000)8-5FLOATING POINT REGISTERS (R40xx)8-5FLOATING POINT REGISTERS (R40xx)8-5FLOATING POINT REG		
Testing and probing5-17 Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19 MEMORY MANAGEMENTCHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION LOOKASIDE BUFFER (TLB)6-11MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17 RESET INITIALIZATIONCHAPTER 7 STARTING UP7-1Probing and recognizing the CPU Bootstrap sequences7-9Starting up an application8-13HWAT IS FLOATING POINT?8-11THE IEEE 754 STANDARD AND ITS BACKGROUND8-22IEEE exponent field and bias Reserved Exponent Values MIPS IMPLEMENTATION OF IEE 7548-33MIPS IMPLEMENTATION OF IEET 7548-34MIPS IMPLEMENTATION OF IEET 7548-35FLOATING POINT REGISTERS (R30xx)8-55FLOATING POINT REGISTERS (R4xxx/R5000)8-55FLOATING POINT REGISTERS (R4xxx/R5000)8-56FLOATING POINT REGISTERS (R4xxx/R5000)8-56FLOATING POINT CONTROL/STATUS REGISTER8-66		5-14
Configuration (R3041/71/81 only)5-17WRITE BUFFER5-18Implementing wbflush()5-19 MEMORY MANAGEMENTCHAPTER 6 MEMORY MANAGEMENT AND THE TRANSLATION LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-13Memory translation - setup6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-16USE OF TLB IN DEBUGGING6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE mantissa and normalization8-3IEEE mantissa and normalization8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		5-16
WRITE BUFFER5-18Implementing wbflush()5-19MEMORY MANAGEMENTCHAPTER 6MEMORY MANAGEMENT AND THE TRANSLATION LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application8-13IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS IP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT REGISTERS (R30xx)8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
Implementing wbflush()5-19MEMORY MANAGEMENTCHAPTER 6MEMORY MANAGEMENT AND THE TRANSLATION LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS IMPLEMENTATION OF IEEE 7548-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT CONTROL/STATUS REGISTER8-6	· ·	
MEMORY MANAGEMENTCHAPTER 6MEMORY MANAGEMENT AND THE TRANSLATION LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refils occur6-13Memory translation - setup6-14TLB exception sample code6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
MEMORY MANAGEMENT AND THE TRANSLATION LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refils occur6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT CONTROL/STATUS REGISTER8-6	Implementing wbflush()	
LOOKASIDE BUFFER (TLB)6-1MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6	MEMORY MANAGEMENT	CHAPTER 6
MEMORY MANAGEMENT AND BASE-BOUNDS6-3MMU REGISTERS6-3Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FIP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		6-1
MMU REGISTERS6-3 Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17 RESET INITIALIZATIONCHAPTER 7 STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10 FLOATING POINT CO-PROCESSORCHAPTER 8 WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT EXCEPTIONS/INTERRUPTS8-6		
Description of MMU Registers6-4TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT EXCEPTIONS/INTERRUPTS8-6		
TLB CONTROL INSTRUCTIONS6-13PROGRAMMING TO THE TLB6-13How refills occur6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE mantissa and normalization8-3Reserved Exponent field and bias8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
PROGRAMMING TO THE TLB6-13How refills occur6-13Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		-
How refills occur6-13 Memory translation - setup6-14 TLBTLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17 RESET INITIALIZATIONCHAPTER 7 STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10 FLOATING POINT CO-PROCESSORCHAPTER 8 WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
Memory translation - setup6-14TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
TLB exception sample code6-15Simulating dirty bits6-16USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17 RESET INITIALIZATIONCHAPTER 7 STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10 FLOATING POINT CO-PROCESSORCHAPTER 8 WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
USE OF TLB IN DEBUGGING6-17TLB MANAGEMENT UTILITIES6-17 RESET INITIALIZATIONCHAPTER 7 STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10 FLOATING POINT CO-PROCESSORCHAPTER 8 WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6	•	6-15
TLB MANAGEMENT UTILITIES6-17 RESET INITIALIZATIONCHAPTER 7 STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10 FLOATING POINT CO-PROCESSORCHAPTER 8 WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-3MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6FLOATING POINT EXCEPTIONS/INTERRUPTS8-6		6-16
RESET INITIALIZATIONCHAPTER 7STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6	USE OF TLB IN DEBUGGING	6-17
STARTING UP7-1Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6	TLB MANAGEMENT UTILITIES	6-17
Probing and recognizing the CPU7-9Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
Bootstrap sequences7-9Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
Starting up an application7-10FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
FLOATING POINT CO-PROCESSORCHAPTER 8WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
WHAT IS FLOATING POINT?8-1THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
THE IEEE 754 STANDARD AND ITS BACKGROUND8-2IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
IEEE exponent field and bias8-3IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
IEEE mantissa and normalization8-3Reserved Exponent Values8-3MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		-
MIPS FP Data formats8-4MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6	IEEE mantissa and normalization	8-3
MIPS IMPLEMENTATION OF IEEE 7548-5FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
FLOATING POINT REGISTERS (R30xx)8-5FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		-
FLOATING POINT REGISTERS (R4xxx/R5000)8-5FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
FLOATING POINT EXCEPTIONS/INTERRUPTS8-6THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
THE FLOATING POINT CONTROL/STATUS REGISTER8-6		
	THE FLOATING POINT CONTROL/STATUS REGISTER	
		STER 8-8

Move between registers83-operand arithmetic operations84-operand arithmetic operations8Unary (sign-changing) operations8Conversion operations8Conditional branch and test instructions8Other floating point instructions8INSTRUCTION TIMING REQUIREMENTS8	8-9 -10 -11 -11 -11 -12 -13 -13 -13
3-operand arithmetic operations84-operand arithmetic operations8Unary (sign-changing) operations8Conversion operations8Conditional branch and test instructions8Other floating point instructions8INSTRUCTION TIMING REQUIREMENTS8	-10 -11 -11 -12 -13 -13
4-operand arithmetic operations8Unary (sign-changing) operations8Conversion operations8Conditional branch and test instructions8Other floating point instructions8INSTRUCTION TIMING REQUIREMENTS8	-11 -11 -12 -13 -13
Unary (sign-changing) operations8Conversion operations8Conditional branch and test instructions8Other floating point instructions8INSTRUCTION TIMING REQUIREMENTS8	-11 -11 -12 -13 -13
Conversion operations8Conditional branch and test instructions8Other floating point instructions8INSTRUCTION TIMING REQUIREMENTS8	-11 -12 -13 -13
Conditional branch and test instructions8Other floating point instructions8INSTRUCTION TIMING REQUIREMENTS8	-12 -13 -13
Other floating point instructions8INSTRUCTION TIMING REQUIREMENTS8	-13 -13
INSTRUCTION TIMING REQUIREMENTS 8	-13
\mathbf{v}	-
INSTRUCTION TIMING FOR SPEED 8	- 1 4
	-14
FLOATING POINT EMULATION 8-	-14
ASSEMBLER LANGUAGE PROGRAMMING CHAPTER	2 9
SYNTAX OVERVIEW	9-1
Key points to note	9-1
	9-2
	9-3
	9-3
	9-5
	9-5
0	9-5 9-5
8	9-6
	9-7
	9-8
1	9-9
COMPARE AND SET	9-9
COPROCESSOR TRANSFERS	9-9
Coprocessor Hazards 9	-10
ASSEMBLER DIRECTIVES 9-	-11
Sections 9	-11
Data definition and alignment 9-	-13
5 0	-15
	-16
	-18
8	-20
	-21
	-35
	-39
ALPHABETIC LIST OF R5000 ASSEMBLER INSTRUCTIONS 9	-42
C PROGRAMMING CHAPTER	10
THE STACK, SUBROUTINE LINKAGE, PARAMETER PASSING	0-1
Stack argument structure 10	0-1
	0-1
Examples from the C library 10	0-2
0	0-3
1 0	0-3
	0-4
	0-4
	0-9
Sharing code in single-address space systems10	0-9

Sharing code across address spaces	10-10
AN INTRODUCTION TO OPTIMIZATION	10-11
Common optimizations	10-11
How to prevent unwanted effects from optimization	10-14
Optimizer-unfriendly code and how to avoid it	10-15
PORTABILITY CONSIDERATIONS CHAP	ГЕК 11
WRITING PORTABLE C	11-1
DATA REPRESENTATIONS AND ALIGNMENT	11-2
Notes on structure layout and padding	11-3
ISOLATING SYSTEM DEPENDENCIES	11-4
Locating system dependencies	11-5
Fixing up dependencies	11-5
Using assembler	11-6
ENDIANNESS	11-6
What it means to the programmer	11-8
Changing the endianness of a MIPS CPU	11-9
Designing and specifying for configurable endianness Portability and endianness-independent code	11-9 11-12
COMPATIBILITY WITHIN THE MIPS FAMILY	11-12
PORTING TO MIPS: FREQUENTLY ENCOUNTERED ISSUES	11-13
CONSIDERATIONS FOR PORTABILITY TO FUTURE DEVICES	11-13
	FER 12
GOLDEN RULES FOR DIAGNOSTICS PROGRAMMING	12-1
WHAT SHOULD TESTS DO?	12-1
HOW TO TEST THE DIAGNOSTIC TESTS?	12-2
OVERVIEW OF ALGORITHMICS' POWER-ON SELFTEST	12-3
Starting points	12-3
Control and Environment variables	12-3
Reporting	12-4
Unexpected exceptions during test sequence	12-5
Driving test output devices	12-5
Restarting the system	12-5
Standard test sequence	12-5 12-6
Notes on the test sequence Annotated examples from the test code	12-0
INSTRUCTION TIMING AND OPTIMIZATION CHAP	
Notes and examples	13-4
ADDITIONAL HAZARDS	13-4
Early modification of HI and LO	13-4
Bitfields in CPU control registers	13-4
Hazards specific to R4xxx and R5000	13-5
Hazards specific to R4650	13-6
Non-obvious Hazards	13-6
SOFTWARE TOOLS FOR BOARD BRING-UP CHAP	ГЕК 14
TOOLS USED IN DEBUG	14-1
INITIAL DEBUGGING	
	14-2
PORTING THE IDT MICROMONITOR	14-2 14-2
PORTING THE IDT MICROMONITOR RUNNING THE IDT MICROMONITOR	
	14-2

SOFTWARE DESIGN EXAMPLES **CHAPTER 15** APPLICATION SOFTWARE 15 - 1Memory map 15-1 Starting up 15-1 C Library functions 15-3 Running the program 15-5 Debugging the program 15-5 EMBEDDED SYSTEM SOFTWARE 15-6 15-6 Memory map Starting up 15-6Embedded system library functions 15-8 Debugging 15-10 UNIX-LIKE SYSTEM S/W 15-11 Terminology 15-11 Components of a process 15-12 System calls and protection 15-13 What the kernel does 15-14 Virtual memory implementation for MIPS 15-15 Interrupt handling for MIPS 15-16

ASSEMBLY LANGUAGE PROGRAMMING

TIPS	CHAPTER 16
32-bit Address or Constant Values	16-1
Use of "Set" Instructions	16-1



List of Figures

Figure No.	Figure Title	Page
Figure 1.1	MIPS 5-stage pipeline	1-3
Figure 1.2	MIPS ISA relationships	1-5
Figure 1.3	The pipeline and branch delays	1-7
Figure 1.4	The pipeline and load delays	1-8
Figure 2.1	Virtual-to-physical address translation in R36100	2-15
Figure 2.2	Kernel Mode Address Space	2-17
Figure 2.3	Kernel Mode Address Space	2-19
Figure 3.1	PRId Register fields	3-4
Figure 3.2	Status Register Fields (SR) (R3xxx)	3-5
Figure 3.3	Status Register (4600/4700)	3-7
Figure 3.4	Status Register (4650)	3-9
Figure 3.5	Fields in the Cause Register (R3xxx and	
	R4600/R4700	3-10
Figure 3.6	Cause Register Format (R4650)	3-11
Figure 3.7	Fields in the R3071/81 Config Register	3-13
Figure 3.8	Fields in the R3041 Config (Cache Configuration)	
	Register	3-14
Figure 3.9	Config Register Format (R4600/R4700)	3-15
Figure 3.10	Config Register Format (R4650)	3-15
Figure 3.11	Fields in the R3041 Bus Control (BusCtrl) Register	
Figure 3.12	Context Register Format	3-18
Figure 3.13	XContext Register Format	3-19
Figure 3.14	ECC Register Format	3-19
Figure 3.15	CacheErr Register Format	3-20
Figure 3.16	ErrorEPC Register Format	3-22
Figure 3.17	IWatch Register Format	3-22
Figure 3.18	DWatch Register Format	3-23
Figure 5.1	Direct mapped cache	5-2
Figure 5.2	Cache partitioning example (R36100)	5-4
Figure 5.3	Two-way set-associative cache	5-5
Figure 6.1	EntryHi and EntryLo register fields	6-4
Figure 6.2	EntryHi and EntryLo register fields	6-4
Figure 6.3	R4xxx 64-bit EntryHi register fields	6-5
Figure 6.4	R4xxx 64-bit EntryLo0 EntryLo1 register fields	6-5
Figure 6.5	Index Register	6-6
Figure 6.6	Fields in the Index register	6-6
Figure 6.7	Random Register	6-7
Figure 6.8	Fields in the Random register	6-7
Figure 6.9	Wired Register Boundary	6-8
Figure 6.10	Wired Register	6-9
Figure 6.11	Fields in the Context Register of R30xx	6-9
Figure 6.12	Fields in the Context Register of R4600/R4700	6-9
Figure 6.13	XContext Register Format	6-10
Figure 6.14	IBase Register	6-10
Figure 6.15	IBound Register	6-11
Figure 6.16	DBase Register	6-11
Figure 6.17	DBound Register	6-11
Figure 6.18	CAlg Register	6-12 8 7
Figure 8.1	R30xx FPA control/status register fields	8-7 8-8
Figure 8.2	FPA implementation/revision register	0-0

Figure 9.1	Program segments in memory	9-11
Figure 10.1	Stackframe for a non-leaf function	10-5
Figure 11.1	Structure layout and padding in memory	11-3
Figure 11.2	Data representation with #pragma pack(1)	11-4
Figure 11.3	Data representation with #pragma pack(2)	11-4
Figure 11.4	Typical big-endians picture	11-7
Figure 11.5	Bitfields and big-endian	11-8
Figure 11.6	Bitfields and little-endian	11-9
Figure 11.7	Garbled string storage when mixing modes	11-10
Figure 11.8	Byte-lane swapper	11-11
Figure 15.1	Memory layout of a BSD process	15-12



List of Tables

Integrated Device Technology, Inc.

Table No.	Table Title	Page
Table 1.1	IDT Embedded Microprocessor Family	1-2
Table 2.1	Conventional Names of Registers with Usage	
	Mnemonics	2-2
Table 2.2	Multiply and Divide Instruction Cycle Timing	2-4
Table 2.3	Naming Conventions	2-6
Table 2.4	Virtual and Physical Address Relationships in Base	0.45
T 11 0 7	Versions	2-15
Table 2.5	Cacheability and Coherency Attributes	2-18
Table 3.1	CPU Control Register Summary (not MMU)	3-3
Table 3.2	"Imp" and "Rev" bit values	3-5
Table 3.3	Status Register Fields (4600/4700)	3-8
Table 3.4	DL and IL Bits in 4650 Status Register	3-10
Table 3.5	ExcCode Values: R3xxx/R4600/R4700 Exception Differences	3-11
Table 3.6	Cause Register fields (R4650)	3-12
Table 3.7	Config Register Fields (R4600/R4700)	3-12
Table 3.8	Config Register Fields (R4650)	3-16
Table 3.9	Context Register Fields	3-18
Table 3.10	XContext Register Fields	3-19
Table 3.11	ECC Register Fields	3-20
Table 3.12	CacheErr Register Fields	3-21
Table 3.12	IWatch Register Fields	3-22
Table 3.14	DWatch Register Fields	3-23
Table 4.1	Reset and Exception Entry Points (Vectors) for MIPS	0 20
	CPUs	4-3
Table 4.2	Interrupt Bitfields and Interrupt Pins	4-16
Table 6.1	CPU Control Registers for Memory Management	6-3
Table 6.2	TLB Page Coherency (C) Bit Values	6-6
Table 6.3	Index Register Field Descriptions	6-7
Table 6.4	Random Register Field Descriptions	6-7
Table 6.5	Mask Field Values for Page Sizes	6-8
Table 6.6	Wired Register Field Descriptions	6-9
Table 6.7	XContext Register Fields	6-10
Table 6.8	IBASE Register Fields	6-10
Table 6.9	IBound Register Fields	6-11
Table 6.10	DBase Register Field	6-11
Table 6.11	DBound Register Fields	6-12
Table 6.12	CAlg Register Fields	6-12
Table 8.1	Floating point data formats	8-4
Table 8.2	Rounding modes encoded in FP control/status register	8-7
Table 8.3	FP load/store instructions	8-9
Table 8.4	FP move instructions	8-10
Table 8.5	FPA 3-operand arithmetic	8-10
Table 8.6	FPA 4-operand arithmetic	8-11
Table 8.7	FPA sign-changing operators	8-11
Table 8.8	FPA data conversion operations	8-11
Table 8.9	FP test instructions	8-12
Table 9.1	Special characters	92
Table 9.2	Multiply/divide instruction descriptions	94

Table 9.3	Load/store instruction descriptions	95
Table 9.4	%hi_addr/%lo_addr	96
Table 9.5	Coprocessor instruction descriptions	910
Table 9.6	Special symbols	913
Table 9.7	Assembler register and identifier conventions	921
Table 9.8	Assembler instructions	922
Table 12.1	Test Sequence in brief	12-5
Table 13.1	Instructions with scheduling implications	13-1
Table 13.2	R5000 Floating Point Unit Execution Rate	13-3
Table 13.3	R4xxx/R5000 Coprocessor 0 Hazards	13-5
Table 16.1	32-bit immediate values	16-1
Table 16.2	Add-with-carry	16-2
Table 16.3	Subtract-with-borrow operation	16-3





OVERVIEW

IDT offers a variety of MIPS ISA-compatible CPUs targeted to embedded applications. The variety of price performance points enables system developers to design products around various family members quickly, reducing time-to-market and development cost.

In the applications segments these products typically serve, software development is increasingly the larger part of system development. This manual is intended to augment the various device interface manuals, and is targeted to the firmware developer using the IDT CPUs. The manual covers the MIPS architecture as seen by the programmer and attempts to address the most common issues facing developers.

This manual draws upon concepts embodied in various IDT software development products: most notably, IDT/c—a multi-host, multi-target C compiler for the IDT microprocessor family—and IDT/sim—the target resident ROM monitor/debugger for IDT-based systems.

Many of the IDT/MIPS architecture concepts discussed here are supported in a similar fashion by toolchains from other vendors. The ultimate choice of a toolchain is beyond the scope of this manual; it is not the purpose of this manual to guide developers toward one tool set over another. For more information, ask your local IDT sales representative about the "AdvantageIDT" program.

IDT's MICROPROCESSOR FAMILIES

IDT currently offers a wide variety of microprocessors. All of these devices are based on the MIPS architecture, so software developed for one processor should be easily portable to other family members. However, the MIPS architecture does allow kernel specific features to be varied by implementation; thus, minor changes in reset code, cache management code, or even exception code may need to occur when changing between certain family members.

In addition, the instruction set architecture undergoes "constant improvement" whereby later cores offer architectural features not found in earlier generations. Management of these features also affects portability.

IDT currently offers 4 families of the MIPS architecture:

• The R30xx family of 32-bit RISC microcontrollers includes the R3051, R3052, R3071, R3081 and R3041 processors.

The different members of the family offer different price/performance trade-offs by varying the presence of FPA and/or TLB, and by varying the cache sizes. All of these are based around the original MIPS-I ISA R3000A core.

- The R36100 integrated RISC microprocessor/microcontroller. This device features the MIPS-I R3000A core integrated with cache and with system functions such as communications channels, memory controllers, and DMA controllers/channels. In general, descriptions of R30xx operations also apply to this device.
- The R4xxx Orion family of high-performance 64-bit CPUs. These devices are realized around an IDT proprietary implementation of an R4400 compatible CPU core. They use the MIPS-3 ISA. Some devices feature an ISA extension for DSP applications.

• The R5xxx family of MIPS-4 ISA compatible CPU devices. In this family, the current device features multiple instruction issue, large caches, and high frequency operation. The descriptions of R4xxx operations (particularly kernel operations) also apply to these devices.

Although most programming occurs using a high-level language (usually "C"), and with little awareness of the underlying system or processor architecture, certain operations require the programmer to use assembly programming, and/or be aware of the underlying system or processor structure. This manual is designed to be consulted when addressing these types of issues.

IDT CPU Number	CPU Core	ISA Level	I-Cache Size	D-Cache Size	FPA	TLB	Comments
R3041	R3000A	MIPS-1	2KB	512B	No	No	Variable Port Width Interface
R3051	R3000A	MIPS-1	4KB	2KB	No	Optional	
R3052	R3000A	MIPS-1	8KB	2KB	No	Optional	
R3071	R3000A	MIPS-1	8KB/ 16KB	4KB	No	Optional	Half-frequency bus option
R3081	R3000A	MIPS-1	8KB/ 16KB	4KB	Yes	Optional	Half-frequency bus option
R36100	R3000A	MIPS-1	4KB	1KB	No	No	Integrated system controller and peripherals
R4600	Proprietary Orion	MIPS-3	16KB	16KB	Yes	Yes	
R4700	Enhanced Orion	MIPS-3	16KB	16KB	Yes	Yes	Enhanced multiply performance
R4650	Orion + DSP	MIPS-3 + DSP	8KB	8KB	Single- precision	Base- Bounds	Cost reduced Orion + DSP
R4640	Orion + DSP	MIPS-3 + DSP	8KB	8KB	Single- precision	Base- bounds	32-bit bus width
R5000	R5000	MIPS-4	32KB	32KB	Yes	Yes	Multi-issue execution core

Table 1.1 IDT Embedded Microprocessor Family

CPU PIPELINE




Figure 1.1 MIPS 5-stage pipeline

Pipelined processors operate by breaking instruction execution into multiple small independent "stages"; since the stages are independent, multiple instructions can be in varying states of completion at any one cycle. Also, this organization tends to facilitate higher frequencies of operation, since very complex activities can be broken down into "bitesized" chunks. The result is that multiple instructions are executing at any one time, and that instructions are initiated (and completed) at very high frequency.

Pipelining success depends on the use of *caches*, which reduce the amount of time spent waiting for memory. The current IDT offerings use separate instruction and data caches, so the CPU can fetch an instruction and read or write a memory variable in the same clock phase. By combining high-frequency operation with high memory-bandwidth, very high-performance is achieved. The CPU normally runs from cache and a cache miss (where data or instructions have to be fetched from memory) is seen as an infrequent event.

Figure 1.1 shows a typical pipeline of an IDT CPU. This model assumes that instruction fetches and data accesses can be satisfied from the processor caches at the processor operation frequency. All instructions are rigidly defined to follow the same sequence of pipestages, even where the instruction does nothing at some stage. The net result is that, so long as it keeps hitting the cache, the CPU starts an instruction every clock.

The pipeline stages are:

- **Instruction fetch** (*IF*) : gets the next instruction from the instruction cache (*I-cache*).
- **Read registers** (*RD*): decodes the instruction and fetches the contents of any CPU registers it uses.
- **Arithmetic**/**logic unit** (*ALU*): performs an arithmetic or logical operation in one clock (floating point math and integer multiply/ divide can't be done in one clock and are handled differently; this is described later).
- **MEM**: the instruction can read/write memory variables in the data cache (*D*-cache). For typical programs, three out of four instructions do nothing in this stage, but allocating the stage to each instruction ensures that the processor never has two instructions wanting the data cache at the same time.
- **Write back** (*WB*) :store the value obtained from an operation back to the register file.

- A pipeline limits the kinds of things instructions can do. For example:
- **Instruction length**: ALL instructions are 32 bits (exactly one machine "word") long, so that they can be fetched in a constant time. This itself discourages complexity; there are not enough bits in the instruction to encode really complicated addressing modes, for example.
- **No arithmetic on memory variables**: data from cache or memory is obtained only in stage 4, which is much too late to be available to the ALU. Memory accesses occur only as simple load or store instructions which move the data to or from registers (this is described as a "load/store architecture").

MIPS CPUs have 32 general-purpose registers, 3-operand arithmetical/logical instructions, and avoid complex and special-purpose instructions that compilers usually cannot generate. This makes the CPU an easy target for efficient optimizing compilers.

32-bit vs. 64-bit CPUs

IDT offers both 32-bit and 64-bit CPUs; the MIPS architecture defines 64-bit CPUs in such a way that they can cleanly run 32-bit applications. 32-bit and 64-bit processors operate the same, with respect to 8-bit or 16-bit data, as described later in this manual.

In the MIPS architecture, 64-bit CPUs implicitly sign-extend most 32-bit values, so that the value is interpreted the same when it is used as either a 32-bit value or as a 64-bit value. Additional instructions are provided when the size of the data is important--for example, when performing loads/stores or bit operations, or when testing for arithmetic carry of 32-bit values. The resulting architecture allows either 32-bit applications or 64-bit applications to be run on 64-bit processors.


In the reprogrammable computing world, the need for a 64-bit architecture is largely driven by needs to support large programs and large address spaces. In the embedded applications typically served by the IDT families, 64-bit addressing is rarely necessary. However, the ability to directly load, store, and manipulate 64-bit datums improves the performance of applications such as internetworking equipment and image decompression, which operate on large, but volatile, data streams.

Since 64-bit addressing is rarely needed, but 64-bit datums sometimes are, most of the compiler tool chains allow the programmer to implement either an "A32D32" or "A32D64" model: that is, 32-bit addresses and 32bit datums, or 32-bit addresses with 32- or 64-bit datums. Control over these widths is typically achieved by a combination of variable declarations ("long long" or "double") and/or compiler switches.

MIPS ARCHITECTURE LEVELS

There are multiple generations of the MIPS architecture. The most commonly discussed are the MIPS-1, MIPS-2, MIPS-3, and MIPS-4 architectures. Successive generations implement all of the features of the previous generation, along with new instructions designed to solve key problems or enhance performance.

Note that these ISA levels do not necessarily imply a particular structure for the MMU, caches, exception model, or other kernel specific resources. Thus, different implementations of ISA compatible chips may require different kernels. Figure 1.2 illustrates the relationship of the MIPS ISA levels.



MIPS-1 is the ISA found in the R2000 and R3000 generation CPUs. It is a 32-bit ISA, and defines the basic instruction set. Any user application written with the MIPS-1 instruction set will operate correctly on all generations of the architecture.

The MIPS-2 ISA is also 32-bit. It adds some instructions to speed floating point data movement, eliminate software interlocks, add compiler driven branch-prediction, and other minor enhancements. This was first implemented in the MIPS R6000 ECL microprocessor.

The MIPS-3 ISA is a 64-bit ISA. In addition to supporting all MIPS-1 and MIPS-2 instructions, the MIPS-3 ISA contains 64-bit equivalents of certain earlier instructions that are sensitive to operand size (e.g. load double and load word are both supported), including doubleword (64-bit) data movement and arithmetic. This ISA was first implemented in the R4000 as a clean transition from the existing 32-bit architecture.

The MIPS-4 ISA adds instructions to improve floating point performance, such as multiply-add, and conditional move instructions. This ISA was first found in the MIPS R8000, and is also present in the R10000 and R5000. It is a 64-bit ISA.

In addition, IDT has implemented small extensions to the ISA, notably in the R4650 and R4640. Although they are not strictly "MIPS extensions," they were added in cooperation with MIPS for the allocation of opcodes.

MIPS ISA COMPARED WITH CISC ARCHITECTURES

Although the MIPS architecture is fairly straight-forward, there are a few features, visible only to assembly programmers, that may appear surprising at first. In addition, operations familiar to CISC architectures are irrelevant to the MIPS architecture. For example, the MIPS architecture does not mandate a stack pointer or stack usage; thus, programmers may be surprised to find that push/pop instructions do not exist directly.

Instruction encoding features

• All instructions are 32-bits long: as mentioned above. This means, for example, that it is impossible to incorporate a 32-bit constant into a single instruction. A "load immediate" instruction is limited to a 16-bit value; a special "load upper immediate" must be followed by an "or immediate" to put a 32-bit constant value into a register. Note that this is true even for 64-bit instructions. That is, the opcodes remain encoded in 32-bits, even though the data operated upon is 64-bit.

- *Instruction actions must fit the pipeline*: actions can only be carried out in the designated pipeline phase, and must be complete in one clock. For example, the register writeback phase provides for just one value to be stored in the register file, so instructions can only change one register.
- *3-operand instructions*: arithmetic/logical operations don't have to specify memory locations, so there are plenty of instruction bits to define two independent source and one destination register. Compilers love 3-operand instructions, which give optimizers more scope to improve the code which handles complex expressions.
- *32 registers*: compilers like a large (but not necessarily too large) number of registers, but there is a cost in context-saving and in encoding the registers to be used by an instruction. Register \$0 always returns zero, to give a compact encoding of that useful constant.
- *No condition codes*: the MIPS architecture does not provide condition code flags implicitly set by arithmetical operations. The motivation is to make sure that execution state is stored in one place the register file. Conditional branches (in MIPS) test a single register for sign/zero, or a pair of registers for equality/inequality.

Addressing and memory accesses

- *Memory references are always register loads or stores*: arithmetic on memory variables complicates, and therefore, slows down the pipeline. Memory references only occur by explicit load or store instructions. The large register file allows a useful working set of data to be in registers.
- Only one data addressing mode¹: all loads and stores define the memory location with a single base register value modified by a 16-bit signed displacement. Note that the assembler and compiler tools can use the \$0 register, along with the immediate value, to synthesize additional addressing modes from this one directly supported mode.
- *Byte-addressing*: the instruction set includes load/store operations for 8- and 16-bit variables (referred to as *byte* and *halfword*). Partialword load instructions come in two flavors sign-extend and zero-extend.
- *Loads/stores must be address-aligned* : memory word operations can only load or store data from a single 4-byte aligned word; halfword operations must be aligned on half-word addresses. Techniques to handle unaligned data efficiently will be explained later.
- Jump instructions: The op-code field in a MIPS instruction is 6 bits; leaving 26 bits to define the target of a jump. Since all instructions are 4-byte aligned in memory the two least-significant address bits need not be stored, allowing an address range of $2^{28} = 256$ Mbytes. Rather than make this branch PC-relative, this is interpreted as an absolute address within a 256Mbyte "segment". In theory, this could impose a limit on the size of a single program; in reality, it hasn't been a problem.

Branches out of segment can be achieved by using a *jr* instruction, using the contents of a register as the target.

Conditional branches have a 16-bit displacement field (2¹⁸ byte range since instructions are 4-byte aligned) which is interpreted as a signed PC-relative displacement. Compilers can only code a simple conditional branch instruction, if they know that the target will be within 128Kbytes of the instruction following the branch.

^{1.} The MIPS-4 ISA does allow register+register addressing for floating-point operands.

Operations not directly supported

- *No byte or halfword arithmetic*: All arithmetical and logical operations are performed on 32-bit (or 64-bit) quantities. Byte and/or halfword arithmetic would require significant extra resources, many more opcodes. Where a program explicitly does arithmetic as *short* or char, the compiler must insert extra code to ensure that wraparound and overflows have the appropriate effect.
- *No special stack support*: conventional MIPS assembler usage does define a *sp* register, but the hardware treats *sp* just like any other register. There is a recommended format for the stack frame layout of subroutines, so that programs can mix modules from different languages and compilers. It is recommended that programmers stick to these software conventions, but there are no hardware requirements.
- *Minimal subroutine overhead*: There is one special feature; jump instructions have a "jump and link" option which stores the return address into a register. \$31 is the default, so for convenience, and by convention, \$31 becomes the "return address" register.
- *Minimal interrupt overhead*: The MIPS architecture makes very few presumptions about system exception handling, allowing fast response and a wide variety of software models. In the R30xx family, the CPU stashes away the restart location in the special register *EPC*, and modifies the machine state just enough to signal why the trap happened, and to disallow further interrupts; then it jumps to a single predefined location. Everything else is determined by software.

Note: On an interrupt or trap, a MIPS CPU *does not* store anything on a stack, or write memory, or preserve any registers by itself.

By convention, two registers (\$k0, \$k1) are reserved so that interrupt/ trap routines can "bootstrap" themselves—it is impossible to do anything on a MIPS CPU without using some registers. For a program running in any system which takes interrupts or traps, the values of these registers may change at any time, and thus should not be used.

Multiply and divide operations

The MIPS CPU does have an asynchronous integer multiply/divide unit. With its own special output registers, the multiply unit is relatively independent of the rest of the CPU.

Programmer-visible pipeline effects

Programmers of MIPS CPUs must also be aware of certain MIPS pipeline effects. Specifically, the results of certain operations may not be available in the next instruction; the programmer needs to be explicitly aware of such cases.




Figure 1.3 The pipeline and branch delays

Delayed branches: the pipeline structure of the MIPS CPU (see The pipeline and branch delays) means that when a jump instruction reaches the "execute" phase and a new program counter is generated, the instruction after the jump will already have been decoded. Rather than discard this potentially useful work, the architecture rules state that the *instruction after a branch is always executed before the instruction at the target of the branch.*

For the "branch likely" instructions introduced in the MIPS-2 ISA, the delay slot is "nullified" if a conditional branch is not taken.

The pipeline and branch delays show that a special path is provided through the ALU to make the branch address available a half-clock early, ensuring that there is only a one cycle delay before the outcome of the branch is determined and the appropriate instruction flow (branch taken or not taken) is initiated.

It is the responsibility of the compiler system or the assemblerprogrammer to allow for, and use frequently, the instruction which would otherwise have been placed before the branch can be moved into the delay slot. Where nothing useful can be done, the delay slot is filled with a "**nop**" (no-op, or no-operation) instruction.

Many MIPS assemblers will hide this feature from the programmer unless explicitly told not to, as described later.

• Load data not available to next instruction: another consequence of the pipeline is that a load instruction's data arrives from the cache/ memory system AFTER the *next* instruction's ALU phase starts – so it is not possible to use the data from a load in the following instruction. See Figure 1.4 for the pipeline and load delays sequence. On the MIPS-1 architecture, the programmer must insure that this rule is not violated.




Figure 1.4 The pipeline and load delays

Again, most assemblers will hide this if they can. Frequently, the assembler can move an instruction which is independent of the load into the load delay slot; in the worst case, it can insert a NOP to insure proper program execution.

The MIPS-2 ISA does not require a NOP to be placed in unfilled load delay slots.

A NOTE ON MACHINE AND ASSEMBLER LANGUAGE

To simplify assembly level programming, the MIPS Corp's assembler (and many other MIPS assemblers) provides a set of "synthetic" instructions. A synthetic instruction is a common assembly level operation that the assembler will map into one or more ISA operating instruction. This mapping can be more intelligent than a mere macro expansion. For example, an immediate load may map into one instruction if the datum is small enough, or multiple instructions if the datum is larger. These instructions can dramatically simplify assembly level programming and assembly code readability.

This is obviously useful, but can be confusing. This manual will try to use synthetic instructions sparingly, and indicate when it happens. Moreover, the instruction tables below will consistently distinguish between synthetic and machine instructions.

These features help human programmers; most compilers generate instructions which correspond one-for-one with machine code. However, some compilers will generate synthetic instructions.

These are some of the helpful operations that the assembler can perform:

- *32-bit load immediates*: The programmer can code a load with any value (including a memory location which will be computed at link time), and the assembler will break it down into two instructions to load the high and low half of the value.
- Load from memory location: The programmer can code a load from a memory-resident variable. The assembler will normally replace this by loading a temporary register with the high-order half of the variable's address, followed by a load whose displacement is the low-order half of the address.

Of course, this does not apply to variables defined inside C functions, which are implemented either in registers or on the stack.

• *Efficient access to memory variables*: some C programs contain many references to *static* or *extern* variables, and a two-instruction sequence to load/store any of them is expensive. Some compilation systems, with run-time support, get around this.

Certain variables are selected at compile/assemble time (by default MIPS Corp's assembler selects variables which occupy 8 or less bytes of storage) and kept together in a single section of memory which must be smaller than 64Kbytes. The run-time system then initializes one register (\$28 or *gp* (global pointer) by convention) to point to the middle of this section.

Loads and stores to these variables can now be coded as a *gp* relative load or store.

- *More types of branch condition*: the assembler synthesizes a full set of branches conditional on an arithmetic test between two registers.
- *Simple or different forms of instructions*: unary operations such as *not* and *neg* are produced as a *nor* or *sub* with the zero-valued register *\$0.* Two-operand forms of 3-operand instructions can be written; the assembler will put the result back into the first-specified register.
- *Hiding the branch delay slot*: in normal coding most assemblers will not allow access to the branch delay slot, and may re-organize the instruction sequence substantially in search of something useful to do in the delay slot. An assembler directive, *.set noreorder*, is available where this must not happen.
- *Hiding the load delay*: many assemblers will detect an attempt to use the result of a load in the next instruction, and will either move code around or insert a **nop** (for MIPS-1).

- *Unaligned transfers*: the "unaligned" load/store instructions will fetch halfword and word quantities correctly, even if the target address turns out to be unaligned.
- Other pipeline corrections: some instructions (such as those which use the integer multiply unit) have additional constraints that are implementation specific (see the Appendix on hazards). Many assemblers will just "handle" these cases automatically, or at least warn the programmer about possible hazards violations.
- Other optimizations: some MIPS instructions (particularly floating point) take multiple clocks to produce results. However, the hardware is "interlocked", so the programmer does not need to be aware of these delays to write correct programs. But the MIPS Corporation's assembler is particularly aggressive in these circumstances and will perform substantial code movement to try to make it run faster. This may need to be considered when debugging.

In general, it is best to use a dis-assembler utility to disassemble a resulting binary during debug. This will show the system designers the true code sequence being executed and "uncover" the modifications made by the assembler.



PROGRAMMER'S VIEW OF THE PROCESSOR ARCHITECTURE

This chapter describes the assembly programmer's view of the CPU architecture, in terms of registers, instructions, and computational resources. This viewpoint corresponds to an assembly programmer writing user applications.

Information about kernel software development (such as handling interrupts, traps, and cache and memory management) are described in later chapters.

Registers

There are 32 general purpose registers: \$0 to \$31. These are 32 bits wide in the R30xx, and 64 bits wide in the R4xxx and the R5000. Two, and only two, are special to the hardware:

- \$0 always returns zero, writes are ignored.
- \$31 is used by the normal subroutine-calling instructions (jal, bgezal, and bttzal) for the return address. Note that the call-by-register version (jalr) can use *any* register for the return address, though commonly it also uses \$31.

In all other respects, all registers are identical and can be used in any instruction. There is no programmer visible program counter. The subroutine transfer instructions store in a link register, which can be used to return from a subroutine. Also, there are no condition codes or status bits needed by the user-level programmer.

There are two registers associated with the integer multiplier. These registers—referred to as "HI" and "LO"—contain the product result of a multiply operation or the quotient and remainder of a divide. The result of multiplication may be up to 128-bits in case of the R4xxx or up to 64-bits in case of the R30xx. HI/LO also function as accumulators in the "multiply-accumulate" instructions *mad/madu* in the R4650. The R4650 also has a true 3 operand multiply instruction which does not use HI/LO registers at all.

The floating point math co-processor (called *FPA* for floating point accelerator, also some times referred to as FPU in this manual), if available, adds 32 floating point registers†; in simple assembler language they are just called \$0 to \$31 again – the fact that these are floating point registers is implicitly defined by the instruction. Actually, in case of R30xx, only the 16 even-numbered registers are usable for math; but they can be used for either single-precision (32 bit) or double-precision (64-bit) numbers. When performing double-precision arithmetic, the higher odd numbered register holds the low-order bits of the even numbered register specified in the instruction. Only moves between integer and FPA, or FPA load/store instructions, will refer to odd-numbered registers.

[†] The FPA also has a different set of registers called "co-processor 1 registers" for control purposes. These are typically used to manage the actions/state of the FPA, and should not be confused with the FPA data registers.

The R4600/4700/R5000 offers full 64-bit operations and its floating point unit can be configured in one of the following two ways:

- When the *FR* bit in the CPU *Status* register equals 0, the floating point unit is configured for sixteen 64-bit registers for double-precision values or thirty-two 32-bit registers for single-precision values.
- When the *FR* bit in the CPU *Status* register equals 1, the floating point unit is configured for thirty-two 64-bit registers. Each register can hold single- or double-precision values.

The R4650 supports single precision floating point math only. Its floating point unit can be configured in one of the following two ways:

- When the *FR* bit in the CPU *Status* register equals 0, the floating point unit is configured for sixteen 32-bit single-precision registers.
- When the *FR* bit in the CPU *Status* register equals 1, the floating point unit is configured for thirty-two 32-bit single-precision registers.

Some processors also support an MMU (R30xx E, R4600, R4700, R5000). The R4650 only supports base-bounds translation. There are dedicated registers to handle memory and address translation.

Conventional names and uses of general-purpose registers

Although the hardware makes few rules about the use of registers, their practical use is governed by a number of conventions. These conventions allow inter-changeability of tools and operating systems as well as library modules and are the compiler calling conventions that must be strictly followed.

With the conventional uses of the registers, go a set of conventional names. Given the need to fit in with the conventions, use of the conventional names is pretty much mandatory. The common names are described in Table 2.1.

Reg No	Name	Used for
0	zero	Always returns 0, writes are ignored.
1	at	(assembler temporary) Used by assembler (for synthetic instruction expansion)
2-3	v0-v1	Values (except FP) returned by subroutine
4-7	a0-a3	(arguments) First four parameters for a subroutine
8-15	t0-t7	(temporaries) subroutines may use without saving
24-25	t8-t9	
16-23	s0-s7	Subroutine "register variables"; a subroutine, which will change one of these, must save the old value and restore it before it exits, so the <i>calling</i> routine sees their values preserved.
26-27	k0-k1	Reserved for use by interrupt/trap handler.
28	gp	global pointer - some runtime systems maintain this to give easy access to "static" or "extern" variables.
29	sp	stack pointer
30	s8/fp	9th register variable. Subroutines which need one can use this as a "frame pointer".
31	ra	Return address for subroutine

Table 2.1. Conventional names of registers with usage mnemonics

Notes on conventional register names

- *at*: this register is often used inside the synthetic instructions generated by the assembler. If the programmer must use it explicitly, the directive *.set noat* stops the assembler from using it (there are some synthetic instructions that cause the assembler to issue warnings).
- *v0-v1*: used when returning non-floating-point values from a subroutine. To return anything bigger than registers, memory must be used (described in a later chapter).
- *a0-a3*: used to pass the first four integer parameters to a subroutine, may be different for mixture of integer and floating point parameters. The actual convention is fully described in a later chapter.
- *t0-t9*: by convention, subroutines may use these values without preserving them. This makes them easy to use as "temporaries" when evaluating expressions but a caller must assume that they will be destroyed by a subroutine call.
- *s0-s8*: by convention, subroutines must guarantee that the values of these registers on exit are the same as they were on entry either by not using them, or by saving them on the stack and restoring before exit.
- *k0-k1*: reserved for use by the trap/interrupt routines, which *will not* restore their original value; so they are of little use to anyone else.
- *gp*: (global pointer). Not all compilation systems or OS loaders support *gp*. If supported, it will point to a load-time-determined location in the midst of your static data. This means that loads and stores to data lying within 32Kbytes either side of the *gp* value can be performed in a single instruction using *gp* as the base register.

Without the global pointer, loading data from a static memory area takes two instructions: one to load the most significant bits of the 32bit constant address computed by the compiler and loader, and one to do the data load.

To use gp, a compiler must know at compile time that a datum will end up linked within a 64Kbyte range of memory locations. In practice it can only guess. The usual practice is to put "small" global data items in the area pointed to by gp, and to get the linker to fail if it gets too big. The definition of what is "small" can typically be specified with a compiler switch (most compilers use "-G"). The most common default size is 8 bytes or less.

- *sp*: (stack pointer). Since it takes explicit instructions to raise and lower the stack pointer, it is generally done only on subroutine entry and exit; and it is the responsibility of the subroutine being called to do this. *sp* is normally adjusted, on entry, to the lowest point that the stack will need to reach at any point in the subroutine. Now the compiler can access stack variables by a constant offset from *sp*. Stack usage conventions are explained in a later chapter.
- *fp*: (also known as s8). A subroutine will use a "frame pointer" to keep track of the stack if it extends the stack by run-time. Some languages may do this explicitly (for many toolchains); C programs, which use the "alloca" library routine, will do so.

In this case, it is not possible to access stack variables from *sp*, so *fp* is initialized by the function prologue to a constant position relative to the function's stack frame. Note that a "frame pointer" subroutine may call or be called by subroutines that do not use the frame pointer; so the subroutine must preserve the value of *fp*.

• *ra*: (return address). On entry to any subroutine, ra holds the address to which control should be returned – so a subroutine typically ends with the instruction "jr ra".

Subroutines, which themselves call subroutines, must first save *ra*, usually on the stack.

Integer multiply unit and registers

The multiply unit consumes a small amount of die area but dramatically improves performance (and cache performance) over "multiply step" operations. It's basic operation is to multiply two 32-bit values together to produce a 64-bit result, which is stored in two 32-bit registers (called "hi" and "lo") which are private to the multiply unit. Instructions *mfhi*, *mflo* are defined to copy the result out into general registers.

In the R4xxx, two 64-bit values may be multiplied to produce a 128-bit result. However, in the case of the R4xxx, if the operands are 32-bits long only, they must be valid sign-extended values. For high level language programming this is not an issue, as the compiler will take care of the sign extension requirements; but it should be checked when porting assembler-level code from R30xx to R4xxx.

Unlike results for integer operations, the multiply result registers are *interlocked*. An attempt to read out the results before the multiplication is complete results in the CPU being stopped until the operation completes.

The integer multiply unit will also perform an integer division between values in two general-purpose registers; in this case the "lo" register stores the quotient, and the "hi" register the remainder.

In the R30xx family, multiply operations take 12 clocks and division takes 35.

Instruction cycle timing for multiply and double multiply (64-bit) as well as divide and double divide for members of the R4xxx family is listed in Table 2.2. The 3-operand multiply (MUL) and multiply-add (MAD) are available in R4650 only.

Instruction	R4600	R4650	R4700	R3000	R5000
MULT/U	10	4	8	12	4
DIV/U	42	36	42	35	36
DMULT/U	12	6	10	N/A	8
DDIV/U	74	68	74	N/A	68
MAD/U	N/A	4 or 3	N/A	N/A	N/A
MUL	N/A	4	N/A	N/A	N/A

Table 2.2. Multiply and divide instruction cycle timing

The assembler has a synthetic multiply operation which starts the multiply and then retrieves the result into an ordinary register. Note that an assembler may even substitute a series of shifts and adds for multiplication by a constant, to improve execution speed.

Multiply/divide results are written into "hi" and "lo" as soon as they are available; the effect is not deferred until the writeback pipeline stage, as with writes to general purpose (GP) registers. If a *mfhi* or *mflo* instruction is interrupted by some kind of exception before it reaches the writeback stage of the pipeline, it will be aborted with the intention of restarting it. However, a subsequent multiply instruction which has passed the ALU stage will continue (in parallel with exception processing) and would overwrite the "hi" and "lo" register values, so that the re-execution of the *mfhi* would get wrong (i.e. new) data. For this reason it is recommended that a multiply should not be started within two instructions of an *mfhi/mflo*. The assembler will avoid doing this when possible.

Compilers will often generate code to trap on errors, particularly on divide by zero. Frequently, this instruction sequence is placed after the divide is initiated, to allow it to execute concurrently with the divide (and avoid a performance loss). Instructions *mthi*, *mtlo* are defined to setup the internal registers from general-purpose registers. They are essential to restore the values of "hi" and "lo" when returning from an exception, but probably not for anything else.

The R4650 provides a couple of multiplication instructions that set it apart from the other members of its family. The *mad* (multiply and accumulate) instruction and its unsigned counterpart *madu* use the "hi" and "lo" registers as accumulators. In addition to these, another new instruction *mul* offers true 3 operand multiplication and eliminates the extra step of moving the result from the "lo" register to a general purpose register.

Instruction types

A full list of R30xx family integer instructions is presented in Appendix A. Floating point instructions are listed in Appendix B of this manual. The integer and floating point instructions are listed in appendixes at the end of this manual.

The MIPS ISA uses three instruction encoding formats. For the most part, instructions are in numerical order. Occassionally, to simplify reading, the list is re-ordered for clarity.

Instruction terminology

The instruction encodings have been chosen to facilitate the design of a high-frequency CPU. Specifically:

- The instruction encodings do reveal portions of the internal CPU design. Although there are variable encodings, those fields which are required very early in the pipeline are encoded in a very regular way:
- Source registers are always in the same place: so that the CPU can fetch two instructions from the integer register file without any conditional decoding. Some instructions may not need both registers but since the register file is designed to provide two source values on every clock nothing has been lost.
- 16-bit constant is always in the same place: permitting the appropriate instruction bits to be fed directly into the ALU's input multiplexer, without conditional shifts.

Throughout this manual, the description of various instructions will also refer to various subfields of the instruction, as follows:

op The basic op-code, 6 bits long. Instructions with large subfields (for example, large immediate values, such as required for the "long" *j/jal* instructions, or arithmetic with a 16-bit constant) have a unique "op" field. Other instructions are classified in groups sharing an "op" value, distinguished by other fields ("op2" etc.).

rs, rs1,

rs2 One or two fields i	dentifying source	registers.
-------------------------	-------------------	------------

- rd The register to be written by this instruction.
- sa Shift-amount: How far to shift, used in shift-by-constant instructions.
- op2 Sub-code field used for the 3-register arithmetic/logical group of instructions (*op* value of zero).
- offset 16-bit signed *word* offset defining the destination of a "PCrelative" branch. The branch target will be the instruction offset words away from the delay slot instruction; so a branch-to-self has an offset of -1.
- target 26-bit *word* address to be jumped to (it corresponds to a 28bit byte address, which is always word-aligned).

. ...

. .

	The high-order 4 bits of the target address can't be specified by this instruction, and are taken from the address of the jump instruction. This means that these instructions can reach anywhere in the 256Mbyte region around the instructions' location. To jump further use a jr (jump register) instruction.
constant	16-bit integer constant for "immediate" arithmetic or logic operations. Arithmetic may or logical may not be sign extended (such as add sign-xtnd or zero-xtnd).
mf	Yet another extended opcode field, this time used by "co- processor" type instructions.
rg	Field which may hold a source or destination register.
crg	Field to hold the number of a CPU control register (different from the integer register file). Called "crs"/"crd" in contexts where it must be a source/destination respectively.

Loading and storing: addressing modes

As mentioned above, there is only one basic addressing mode. Any load or store machine instruction can be written as:

operation dest-reg, offset(src-reg)

e.g.:lw \$1, offset(\$2); sw \$3, offset(\$4)

Any of the integer registers can be used for the destination and source. The offset is a sign extended integer, 16-bit number (so can be anywhere between -32768 and 32767); the program address used for the load is the sum of *dest-reg* and the *offset*. This address mode is normally enough to select a particular member of a C structure ("offset" being the distance between the start of the structure and the member required); or an array indexed by a constant; it is also enough to reference function variables from the stack or frame pointer; to provide a reasonable sized global area around the *gp* value for static and extern variables.

The assembler synthesizes simple direct addressing mode, to load the values of memory variables whose address can be computed at link time. More complex modes such as double-register or scaled index must be implemented with two or more instructions.

Data types in memory and registers

The R30xx family CPUs can load or store between 1 and 4 bytes in a single operation. Naming conventions are used in the documentation and to build instruction mnemonics:

"C" name	MIPS name	Size(bytes)	Assembler mnemonic
long long	doubleword	8	"d" as in ld^{\dagger}
int	word	4 (8 [‡])	"w" as in <i>lw</i>
long	word	4 (8 [‡])	"w" as in <i>lw</i>
short	halfword	2	"h" as in <i>lh</i>
char	byte	1	"b" as in <i>lb</i>

Notes:

[†]MIPS-III instruction; for R4xxx and R5000 only.

[‡]Some "C" compilers for R4xxx will allow efficient 64-bit integer math with a special compile-time switch (e.g. -mint64 switch in IDT/C), where integer size is 8 bytes and assembler instruction "ld/sd" are used to load/store 8 bytes at a time.

Table 2.3. Naming conventions

Integer data types

Byte and halfword loads come in two flavors:

- Sign-extend: lb and lh load the value into the least significant bits of the 32/64-bit register, but fill the high order bits by copying the "sign bit" (bit 7 of a byte, bit 16 of a half-word). This correctly converts a signed value to a 32/64-bit signed integer.
- Zero-extend: instructions *lbu* and *lbu* load the value into the least significant bits of a 32/64-bit register, with the high order bits filled with zero. This correctly converts an unsigned value in memory to the corresponding 32/64-bit unsigned integer value; so byte value 254 becomes 32/64-bit value 254.

For example, if the value 0xFE (-2, or 254 if interpreted as unsigned), then:

lb	t2, 0(t1)
lbu	t3, 0(t1)

will leave t2 holding the value 0xFFFF FFFE (-2 as signed 32-bit) and t3 holding the value 0x0000 00FE (254 as signed or unsigned 32-bit).

Subtle differences in the way shorter integers are extended to longer ones are a historical cause of C portability problems, and the modern C standard has elaborate rules. On machines like the MIPS, which does not support 8- or 16-bit precision arithmetic directly, expressions involving short or char variables are less efficient than word operations.

Unaligned loads and stores using assembler

Loads and stores in the MIPS architecture must be aligned. Half-words must be loaded from 2-byte boundaries, words from 4-byte boundaries; in the R4xxx family, double words must be loaded from 8-byte boundaries. A load instruction with an unaligned address will cause a trap. If needed, software can provide a trap handler which will emulate the desired load operation and hide this feature from the application, at substantial performance cost.

The MIPS architecture provides a hardware mechanism to access unaligned data. The machine instructions are *lwl* (load word left), *lwr* (load word right), swl (store word left) and swr (store word right). For the R4600/4700/5000, the equivalent 64-bit instructions are *ldl* (load double left), *ldr* (load double right), *sdl* (store double left) and *sdr* (store double right) which deal with up to 8 bytes as opposed to 4 as described in this section.

lwl loads one to four bytes from the least significant portion of a word starting from the specified address to the high (left) portion of the destination register; lwr loads from one to four bytes from the most significant portion of a word starting from the specified address to the low (right) portion of the register. To load a word into register v0 from an arbitrary address in register *a0*, use the sequence

lwl v0, 0(a0) lwr

v0, 3(a0)


on a big endian machine and the sequence

v0, 0(a0) lwr

v0. 3(a0) lwl

on a little endian machine (see diagram below). This sequence is generated by the macro-instruction *ulw* (unaligned load word). A macroinstruction *ulh* (unaligned load half) is also provided, synthesized by two loads and a shift. Note that the CPU allows the instruction pairs to use the same destination register without an intervening instruction; however, at least one instruction must be executed between the instruction pair and using the value of the destination register.


swl stores one to four bytes from the high (left) portion of the source register to the least significant portion of a word starting from the specified address; swr stores from one to four bytes from the low (right) portion of



the register to the most significant portion of a word starting from the specified address. To store a word from register v0 to an arbitrary address in register a0, use the sequence

- swl v0, 0(a0)
- swr v0, 3(a0) on a big endian machine and the sequence
 - swr v0, 0(a0)
 - swl v0, 0(a0) swl v0, 3(a0)

on a little endian machine (see diagram below). Note that the CPU uses



hardware control to effect the partial word writes; *swl* and *swr* will **not** work if the destination device does not honor the byte enables, whereas *lwl* and *lwr* will work with any word-wide device.

Unaligned loads and stores using "C"

All data items declared by "C" code will be correctly aligned by default. In certain embedded applications such as intelligent networking and datacom, the data structures may be forced to have unaligned data if the data structures are packed - no bytes between data structures or between fields within a structure to force alignment - to minimize memory usage. In such cases, a "C" programmer may be required to descend to assembler coding to deal with unaligned data accesses. Some "C" compilers, such as the IDT/C compiler, provide a mechanism to achieve unaligned data accesses through "C" itself.

The keyword <u>__attribute__</u> allows the programmer to specify special attributes of variables or structure fields. This keyword is followed by an attribute specification inside double parentheses.

The attribute of interest for achieving unaligned data accesses is "packed". The "packed" attribute forces a one byte alignment on fields in a data structure. The compiler uses *lwl/lwr* for loading and *swl/swr* for storing unaligned data.

The following "C" code does *not* use the "packed" attribute. Study the assembler code generated after compiling:

```
/* Begin C code */
struct foo
{
char a ;
int x[2] ;
} foo:
```

Here is the "C" and generated assembler code when "packed" is used:

```
/* Begin C code */
  struct foo
  ł
  char a :
  int x[2] __attribute__ ((packed));
  } foo :
  main()
  foo.a = 'A':
  foo.x[0] = 18:
  foo.x[1] = 37;
  ł
  /* End C code; begin partial listing of assembler code generated
from above C code*/
  800201c8 <main+18> li $v1.65
  800201cc <main+1c> sb Sv1.0(Sv0)
  800201d0 <main+20> li $v1,18
  800201d4 <main+24> swl $v1,1($v0) ...... note the offset of 1
bvte
  800201d8 <main+28> swr $v1,4($v0)
  800201dc <main+2c> li $v1.37
  800201e0 <main+30> swl $v1,5($v0)
  800201e4 <main+34> swr $v1,8($v0)
  /* End assembler code */
```

The IDT/C compiler is efficient enough to recognize that if a field is larger than a certain number of bytes, it is better to not use the *lwl/lwr* and *swl/swr* pairs for the *entire* data transfer, and that it is smarter to use the pairs only to the point of reaching a word alignment beyond which regular *lw* or *sw* instructions can prove to be more efficient until the point where less than 4 bytes remain to be transferred using *lwl/lwr* or *swl/swr* again.

Note that the "packed" attribute works only on structures and not on simple variables such as int or char. To achieve packing of a simple variable, put it inside a structure with that variable as its only element.

Floating point data in memory

This allows a programmer to load single-precision values by a load into an even-numbered floating point register; but the programmer can also load a double-precision value by a macro instruction, so that:

ldc1 \$f2, 24(t1)

is expanded to two loads to consecutive registers:

lwc1	\$f2, 24(t1)
lwc1	\$f3, 28(t1)

The C compiler aligns 8-byte long double-precision floating point variables to 8-byte boundaries. R30xx family hardware does not require this alignment; it is done to avoid compatibility problems with implementations of MIPS-2 or MIPS-3 CPUs such as the IDT R4600 (Orion), where the *ldc1* instruction is a machine instruction and the alignment is necessary.

BASIC ADDRESS SPACE OF R30xx

The way in which MIPS processors use and handle addresses is subtly different from that of traditional CISC CPUs, and may appear confusing. Read the first part of this section carefully. Here are some guidelines:

- The addresses put into programs are rarely the same as the physical addresses which come out of the chip (sometimes they're close, but not the same). This manual will refer to them as *program addresses* and *physical addresses* respectively. A more common name for program addresses is "virtual addresses"; note that the use of the term "virtual address" does not necessarily imply that an operating system must perform virtual memory management (e.g. demand paging from disks...), but rather that the address undergoes some transformation before being presented to physical memory. Although virtual address is a proper term, this manual will typically use the term "program address" to avoid confusing virtual addresses with virtual memory management requirements. However, it should be remembered that the CPU always uses virtual (program) addresses, which are translated to physical addresses.
- A typical CPU has two operating modes: user and kernel. In user mode, any address above 2Gbytes (most-significant bit of the address set) is illegal and causes a trap. Also, some instructions cause a trap in user mode.
- The 32-bit program address space is divided into four big areas with traditional names; and different things happen according to the area an address lies in:
- kuseg 0000 0000 7FFF FFFF (low 2Gbytes): these are the addresses permitted in user mode. In machines with an MMU, they will always be translated (more about the MMU in a later chapter). Software should not attempt to use these addresses unless the MMU is set up.

For R30xx CPUs without an MMU, the kuseg "program address" is transformed to a physical address by adding a 1GB offset; the address transformations for "base versions" of the R30xx family are described later in this chapter. Note, however, that many embedded applications do not use this address segment (those applications which do not require that the kernel and its resources be protected from user tasks).

kseg0 0x8000 0000 – 9FFF FFFF (512 Mbytes): these addresses are "translated" into physical addresses by merely stripping off the top bit, mapping them contiguously into the low 512 Mbytes of physical memory. This transformation operates the same for both "base" and "E" family members. This segment is referred to as "unmapped" because "E" version devices cannot redirect this translation to a different area of physical memory.

Addresses in this region are always accessed through the cache, so may not be used until the caches are properly initialized. They will be used for most programs and data in systems using "base" family members; and will be used for the OS kernel for systems which do use the MMU ("E" version devices).

kseg1 0xA000 0000 – BFFF FFFF (512 Mbytes): these addresses are mapped into physical addresses by stripping off the leading three bits, giving a duplicate mapping of the low 512 Mbytes of physical memory. However, kseg1 program address accesses will not use the cache.

> The *kseg1* region is the only chunk of the memory map which is guaranteed to behave properly from system reset; that's why the after-reset starting point (0xBFC0 0000, commonly called the "reset exception vector") lies within it. The physical address of the starting point is 0x1FC0 0000 which means that the hardware should place the boot ROM at this physical address.

> Software will therefore use this region for the initial program ROM, and most systems also use it for I/O registers. In general, IO devices should always be mapped to addresses that are accessible from Kseg1, and system ROM is always mapped to contain the reset exception vector. Note that code in the ROM can then be accessed uncacheably (during boot up) using kseg1 program addresses, and also can be accessed cacheably (for normal operation) using kseg0 program addresses.

kseg2 0xC000 0000 – FFFF FFFF (1 Gbyte): this area is only accessible in kernel mode. As for kuseg, in "E" devices program addresses are translated by the MMU into physical addresses; thus, these addresses must not be referenced prior to MMU initialization. For "base versions", physical addresses are generated to be the same as program addresses for kseg2.

> Note that many systems will not need this region. In "E" versions, it frequently contains OS structures such as page tables; simpler OS'es probably will have little need for kseg2.

SUMMARY OF R30xx SYSTEM ADDRESSING

MIPS program addresses are rarely simply the same as physical addresses, but simple embedded software will probably use addresses in kseg0 and kseg1, where the program address is related in an obvious and unchangeable way to physical addresses.

Physical memory locations from 0x2000 0000 (512Mbyte) upward may be difficult to access. In "E" versions of the R30xx family, the only way to reach these addresses is through the MMU. In "base" family members, certain of these physical addresses can be reached using kseg2 or kuseg addresses: the address transformations for base R30xx family members is described later in this chapter.

Kernel vs. user mode

In kernel mode (the CPU resets into this state), all program addresses are accessible. In user mode:

Program addresses above 2Gbytes (top bit set) are illegal and will cause a trap.

Note that if the CPU has an MMU, this means all valid user mode addresses must be translated by the MMU; thus, User mode for "E" devices typically requires the use of a memory-mapped OS.

For "base" CPUs, kuseg addresses are mapped to a distinct area of physical memory. Thus, kernel memory resources (including IO devices) can be made inaccessible to User mode software, without requiring a memory-mapping function from the OS. Alternately, the hardware can choose to "ignore" high-order address bits when performing address decoding, thus "condensing" kuseg, kseg2, kseg1, and kseg0 into the same physical memory.

• Instructions beyond the standard user set become illegal. Specifically, the kernel can prevent User mode software from accessing the on-chip CP0 (system control coprocessor, which controls exception and machine state and performs the memory management functions of the CPU).

Thus, the primary differences between User and Kernel modes are:

- User mode tasks can be inhibited from accessing kernel memory resources, including OS data structures and IO devices. This also means that various user tasks can be protected from each other.
- User mode tasks can be inhibited from modifying the basic machine state, by prohibiting accesses to CP0.

Note that the kernel/user mode bit does not change the interpretation of anything – just some things cease to be allowed in user mode. In kernel mode the CPU can access low addresses just as if it was in user mode, and they will be translated in the same way.

Memory map for CPUs without MMU hardware

The treatment of kseg0 and kseg1 addresses is the same for all IDT R30xx CPUs. If the system can be implemented using only physical addresses in the low 512Mbytes, and system software can be written to use only kseg0 and kseg1, then the choice of "base" vs. "E" versions of the R30xx family is not relevant.

For versions without the MMU ("base versions"), addresses in kuseg and kseg2 will undergo a fixed address translation, and provide the system designer the option to provide additional memory.

The base members of the R30xx family provide the following address translations for kuseg and kseg2 program addresses:

• *kuseg*: this region (the low 2Gbytes of program addresses) is translated to a contiguous 2Gbyte physical region between 1-3Gbytes. In effect, a 1GB offset is added to each kuseg program address.

In hex:

Program address		Physical Address
0x0000 0000 -	\rightarrow	0x4000 0000 -
0x7FFF FFFF		0xBFFF FFFF

• *kseg2*: these program addresses are genuinely untranslated. So program addresses from 0xC000 0000 – 0xFFFF FFFF emerge as identical physical addresses.

This means that "base" versions can generate most physical addresses (without the use of an MMU), except for a gap between 512Mbyte and 1Gbyte (0x2000 0000 through 0x3FFF FFFF). As noted above, many systems may ignore high-order address bits when performing address decoding, thus condensing all physical memory into the lowest 512MB addresses.

Subsegments in the R3041 - memory width configuration

The R3041 CPU can be configured to access different regions of memory as either 32-, 16- or 8-bits wide. Where the program requests a 32-bit operation to a narrow memory (either with an uncached access, or a cache miss, or a store), the CPU may break a transaction into multiple data phases, to match the datum size to the memory port width.

The width configuration is applied independently to subsegments of the normal kseg regions, as follows:

- *kseg0 and kseg1*: as usual, these are both mapped onto the low 512Mbytes. This common region is split into 8 subsegments (64Mbytes each), each of which can be programmed as 8-, 16- or 32-bits wide. The width assignment affects both kseg0 and kseg1 accesses (that is, one can view these as subsegments of the corresponding "physical" addresses).
- *kuseg*: is divided into four 512Mbyte subsegments, each independently programmable for width. Thus, kuseg can be broken into multiple portions, which may have varying widths. An example of this may be a 32-bit main memory with some 16-bit PCMCIA font cards and an 8-bit NVRAM.
- *kseg2*: is divided into two 512Mbyte subsegments, independently programmable for width. Again, this means that kseg2 can support multiple memory subsystems, of varying port width.

Note that once the various memory port widths have been configured (typically at boot time), software does not have to be aware of the actual width of any memory system. It can choose to treat all memory as 32-bit wide, and the CPU will automatically adjust when an access is made to a narrower memory region. This simplifies software development, and also facilitates porting to various system implementations (which may or may not choose the same memory port widths).

Kernel Mode Virtual Addressing in the 36100

When the 36100 processor is operating in Kernel mode, four distinct virtual address segments are simultaneously available. The segments are:

- **kuseg.** The kernel may assert the same virtual address as a user process, and have the same virtual-to-physical address translation performed for it as the translation for the user task. This facilitates the kernel having direct access to user memory regions. The virtual-to-physical address translation, including the Port Size attributes, is identical with User mode addressing to this segment.
- **kseg0.** Kseg0 is a 512MB segment, beginning at virtual address 0x8000_0000. This segment is always translated to a linear 512MB region of the physical address space starting at physical address 0. All references through this segment are cacheable.

When the most significant three bits of the virtual address are "100", the virtual address resides in kseg0. The physical address is constructed by replacing these three bits of the virtual address with the value "000". As these references are cacheable, kseg0 is typically used for kernel executable code and some kernel data.

• **kseg1.** Kseg1 is also a 512MB segment, beginning at virtual address 0xa000_0000. This segment is also translated directly to the 512MB physical address space starting at address 0. All references through this segment are uncacheable.

When the most significant three bits of the virtual address are "101", the virtual address resides in kseg1. The physical address is constructed by replacing these three bits of the virtual address with the value "000". Unlike kseg0, references through kseg1 are not cacheable. This segment is typically used for I/O registers, boot ROM code, and operating system data areas such as disk buffers.

• **kseg2.** This segment is analogous to kuseg, but is accessible only from kernel mode. This segment contains 1GB of linear addresses, beginning at virtual address 0xc000_0000. As with kuseg, the virtual-to-physical address translation depends on whether the processor is a base or extended architecture version.

When the two most significant bits of the virtual address are "11," the virtual address resides in the 1024MB segment kseg2. The virtual-to-physical translation is done either through the TLB (extended versions of the processor) or through a direct segment mapping (base versions). An operating system would typically use this segment for stacks, per-process data that must be re-mapped at context switch, user page tables, and for some dynamically allocated data areas.

Base versions of the R30xx family (including the R36100) are distinguishable from extended versions in software by examining the TS (TLB Shutdown) bit of the Status Register after reset, before the TLB is used. If the TS bit is set (1) immediately after reset, indicating that the TLB is non-functional, then the current processor is a base version of the architecture. If the TS bit is cleared after reset, then the software is executing on an extended architecture version of the processor.

The Processor Revision Identifier (PRId) register can be used to distinguish the R36100 from other members of the R30xx family.

R36100 Address Translation

Processors that only implement the base versions of memory management perform direct segment mapping of virtual-to-physical addresses, as illustrated in Figure 2.1. The mapping of kuseg and kseg2 is performed as follows:

- Kuseg is always translated to a contiguous 2GB region of the physical address space, beginning at location 0x4000_0000. That is, the value "00" in the two highest order bits of the virtual address space are translated to the value "01", and "01" is translated to "10", with the remaining 30 bits of the virtual address unchanged.
- Virtual addresses in kseg2 are directly output as physical addresses; that is, references to kseg2 occur with the physical address unchanged from the virtual address.
- Virtual addresses in kseg0 and kseg1 are both translated identically to the same physical address region.

The base versions of the architecture allow kernel software to be protected from user mode accesses, without requiring virtual page management software. User references to kernel virtual address will result in an address error exception.

Note that the special areas of the virtual address space shown in Figure 2.1 are translated to physical addresses identically with the remainder of their virtual address segment. In the R30xx family, these address areas were indicated as "reserved" for compatibility with future devices.




Figure 2.1 Virtual-to-physical address translation in R36100

Some systems may elect to protect external physical memory as well. That is, the system may include distinct memory devices which can only be accessed from kernel mode. The physical address output determines whether the reference occurred from kernel or user mode, according to Table 2.4.. Some systems may wish to limit accesses to some memory or I/O devices to those physical address bits which correspond to kernel mode virtual addresses.

Alternately, some systems may wish to have the kernel and user tasks share common areas of memory. Those systems could choose to have their address decoder ignore the high-order physical address bits, and compress all of memory into the lower region of physical memory. The high-order physical address bits may be useful as privilege mode status outputs in these systems.

Physical Address (31:29)	Virtual Address Segment
ʻ000'	Kseg0 or Kseg1
ʻ001'	Inaccessible
'01x'	Kuseg
'10x'	Kuseg
'11x'	Kseg2

Table 2.4. Virtual and Physical Address Relationships in Base Versions

BASIC ADDRESS SPACE OF R4600/R4700

Readers interested in the R4x00 who may have skipped the preceding two sections because the sections pertain to R30xx, are advised to review those sections before proceeding. Some of the general comments regarding the MIPS architecture in those sections are relevant even for the R4xxx processors. Unlike the R30xx family, R4xxx family does not have "base versions." All R4600/R4700 processors have memory management units (MMU). The R4600/R4700 uses an on-chip Translation Lookaside Buffer (TLB) to translate program addresses to physical addresses.

- The R4600/R4700 has 3 modes of operation: User, Supervisor and Kernel.
- In the R4600/R4700, the program address space can be either 32bits or 64-bits wide depending on the mode of operation and the setting of the corresponding extended address bit in the Status Register (UX, SX, KX); if the bit is 0, the addresses are 32-bits wide, and if the bit is set to 1, they are 64-bits wide.
- With a 36-bit Physical Address, a total of 64 Gigabytes of physical address space is available.
- Depending up on the mode of operation of the processor, different program address spaces become available as follows:
 - **User** In User mode, a single, contiguous program address space called u is available. Its size is 2 Gbytes (2^{31}) in 32-bit mode and it is called *useg*. In 64-bit mode the size is 1Tbyte (2^{40}) and the space label is *xuseg*.

Super The Supervisor mode is designed for layered operating systems in which a true kernel runs in the Kernel mode described later, and the rest of the o/s runs in Supervisor mode.

In 32-bit Supervisor mode, two spaces named User Space and Supervisor Space can be addressed. Their labels are *suseg* and *sseg* respectively. The 2 Gbytes of *suseg* lie between 0x0000 0000 - 0x7FFF FFFF. The *sseg* is 512 Mbytes, from 0xC000 0000 to 0xDFFF FFFF.

In 64-bit Supervisor mode, three spaces named User Space (*xsuseg*), Current Supervisor Space (*xsseg*) and Separate Supervisor Space (*csseg*) are available. The 1 Tbyte *xsuseg* is from 0x0000 0000 0000 to 0x0000 00FF FFFF FFFF. The *xsseg* goes from 0x4000 0000 0000 0000 till 0x4000 00FF FFFF FFFF, and is also 1 Tbytes long. Addressing of the *csseg* is compatible with addressing of the *sseg* in 32-bit mode; begins at 0xFFFF FFFF C000 0000 and ends at 0xFFFF FFFF DFFF FFFF, covering 512 Mbytes.

Kernel The processor enters Kernel mode when:

- ERL is set, or
- EXL is set, or
- KU Mode = Kernel

On exceptions, either ERL or EXL will be set. The processor remains in exception mode until an instruction to return from exception (eret) is executed, at which point the mode existing prior to detection of the exception is restored. Kernel-mode program address space is shown in Figure 2.2.




Figure 2.2 Kernel Mode Address Space

References to *kseg0 and kseg1* are not mapped through the TLB. The physical address is defined by the low-ordered 29 bits of the program address in kseg0 and kseg1. The cacheability and coherency for *kseg0* are determined by the settings in the Config register while kseg1 is never cacheable.

The 64-bit *xkuseg* offers a special feature for the ECC handler. If the ERL bit of the Status register is set, the segment becomes unmapped, uncached space allowing the ECC exception code to operate uncached using r0 as a base register.

The segment *xkphys* is a set of 8 physical spaces, each 2^{36} bytes long. References to these spaces do not go through the TLB; the physical address is taken from bits 35:0. bits 61:59 of the program address determine the cacheability and coherency as shown in Table 2.5.

The regions *cksegx* are compatible with their 32-bit counterparts *ksegx*.

Value (61:59)	Cacheability and Coherency Attributes	Starting Address
0	Cacheable, noncoherent, write-through, no write allocate	0x8000 0000 0000 0000
1	Cacheable, noncoherent, write-through, write allocate	0x8800 0000 0000 0000
2	Uncached	0x9000 0000 0000 0000
3	Cacheable, noncoherent	0x9800 0000 0000 0000
4:7	Reserved	0xA000 0000 0000 0000

Table 2.5. Cacheability and Coherency Attributes

BASIC ADDRESS SPACE OF R4650

Readers interested in the R4650 who may have skipped sections regarding R30xx addressing a few pages back, are advised to review those sections before proceeding. Some of the general comments regarding the MIPS architecture in those sections are relevant even for R4650.

The R4650 employs a simple mechanism to support the mapping of program addresses up on physical addresses. The TLB found in the R4600/R4700 is replaced by a "base-bounds" mechanism. When a program address is translated, its page number is first compared against the Bounds register. If the address is "in range," the base register is added to the program address to form the physical address. There is a set of basebound registers for instruction addresses (IBase and IBounds registers) and another set for data (DBase and DBounds). In addition to these registers, a new Cache Algorithm (CAlg) register in CP0 allows a mix of cache attributes in a single system.

- The processor program addresses are 32-bits wide; upper 32-bits of 64-bit registers are ignored. Physical address space is 4 Gbytes.
- The R4650 has two operating modes, User mode and Kernel mode. The address spaces are defined as follows:
- useg The address space from 0x0000 0000 to 0x7FFF FFFF (2 Gbytes) is labelled as *useg* in the User mode. This is the only space available in User mode. The same address space is available from Kernel mode as well, where its label is *kuseg*.
- kseg0 The 512 Mbyte address space 0x8000 0000 through 0x9FFF FFFF is defined as *kseg0* and is accessible in Kernel mode only. Addresses in *kseg0* are not mapped using basebounds mechanism; their physical addresses are calculated by subtracting 0x8000 0000 from the program addresses. The CAlg register controls cacheability of this segment. At reset *kseg0* is cacheable.
- kseg1 The 512 Mbyte address space 0xA000 0000 through 0xBFFF FFFF is defined as *kseg1* and is accessible in Kernel mode only. Addresses in *kseg1* are not mapped using base-bounds mechanism; their physical addresses are calculated by subtracting 0xA000 0000 from the program addresses. The CAlg register controls cacheability of this segment. At reset caches are disabled for *kseg1* address space, but this can be changed later using CAlg register.
- kseg2 The 1 Gbyte address space 0xC000 0000 through 0xFFFF FFFF is defined as *kseg2* and is accessible in Kernel mode only. Addresses in *kseg2* are not mapped using basebounds mechanism; their physical addresses are calculated by subtracting 0xC000 0000 from the program addresses. The CAlg register controls cacheability of this segment.

Figure 2.3 shows the kernel mode address space.




Figure 2.3 Kernel Mode Address Space

• The address translation from program to physical address takes place using same algorithm for data as well as instructions although different base-bounds registers are used in each case. If addresses above 0x7FFF FFFF are generated in User mode, an address error exception is generated. For addresses in *useg*, bits 31:12 are compared to Bound register bits 30:12.

If the program address is bigger than the bounds address, a Bound Exception occurs. Otherwise, the physical address equals (program address bits 31:12 + Base register bits 31:12) concatenated with program address bits 11:0.

• Program address bits 31:29 are used to select the appropriate CAlg fields to determine cacheability where applicable as described earlier.



SYSTEM CONTROL CO-PROCESSOR ARCHITECTURE

This chapter describes aspects of the MIPS architecture that must be managed by the operating system. Most of these features are transparent to the application programmer; however, most embedded systems programmers will have a view of the underlying CPU and system architecture and will find this material important.

Co-processors

Opcodes are reserved and instruction fields defined for up to four "coprocessors". Architecturally, the co-processors can be tightly coupled to the base integer CPU; for example, the ISA defines instructions to move data directly between memory and the coprocessor, rather than requiring it to be moved into the integer processor first.

MIPS uses the term "co-processor" in both a traditional and nontraditional sense. The FPA device is a traditional microprocessor coprocessor: it is an optional part of the architecture, with its own particular instruction set.

MIPS also uses the term "co-processor" for the functions required to manage the CPU environment, including exception management, cache control, and memory management. This segmentation insures that the chip architecture can be varied (e.g. cache architecture, interrupt controller, etc.), without impacting user mode software compatibility.

These functions are grouped by MIPS into the on-chip "co-processor 0", or "system control co-processor" - and these instructions implement the whole CPU control system. Note that co-processor 0 has no independent existence, and is certainly not optional. It provides a standard way of encoding the instructions which access the CPU status register; so that, although the definition of the status register changes among implementations, programmers can use the same assembler for both CPUs. Similarly, the exception and memory management strategies can be varied among implementations, and these effects isolated to particular portions of the OS kernel.

CPU CONTROL SUMMARY

This chapter, coupled with chapters on cache management, memory management, and exception processing, provide details on managing the machine and OS state. The areas of interest include:

- *CPU control and co-processor*: how privileged instructions are organized, with shortform descriptions. There are relatively few privileged instructions; most of the low-level control over the CPU is exercised by reading and writing bit-fields within special registers.
- *Exceptions*: external interrupts, invalid operations, arithmetic errors all result in "exceptions", where control is transferred to an *exception handler* routine.

MIPS exceptions are extremely simple – the hardware does the absolute minimum, allowing the programmer to tailor the exception mechanism to the needs of the particular system. A later chapter describes MIPS exceptions, why they are precise, exception vectors, and conventions about how to code exception handling routines.

Special problems can arise with *nested exceptions*: exceptions occurring while the CPU is still handling an earlier exception. Hardware interrupts have their own style and rules. The Exception Management chapter includes an annotated example of a moderately-complicated exception handler.

• *Caches and cache management*: all current R30xx and R4xxx implementations have dual caches (the I-cache for instructions, the D-cache for data). On-chip hardware is provided to manage the caches, and the programmer working with I/O devices, particularly with DMA devices, may need to explicitly manage the caches in particular situations.

To manipulate the caches, the R30xx CPU allows software to *isolate* them, inhibiting cache/memory traffic and allowing the processor to access cache as if it were simple memory; and the R30xx CPU can *swap* the roles of the I-cache and D-cache (the only way to make the I-cache writable). The R4xxx provides direct access to both primary caches through its *cache* instruction.

Caches must sometimes be cleared of stale or invalid/uninitialized data. Even following power-up, caches are in a random state and must be cleaned up before they can be used. A later chapter will discuss the techniques used by software to manage the on-chip cache resources.

In addition, techniques to determine the on-chip cache sizes will be shown (greatest flexibility is achieved if software can be written to be independent of cache sizes). For the diagnostics programmer, techniques to test the cache memory and probe for particular entries will be discussed.

On some CPU implementations the system designer may make configuration choices about the cache (e.g. the R3081 and R3071 allow the cache organization to be selected between 16kB of I-cache/4kB of D-cache and 8kB each of I- and D- cache). The cache management chapter will also discuss some of the considerations to apply to make a proper selection.

• Write buffer: in R30xx family CPUs the D-cache is always write through; all writes go to main memory as well as the cache. This simplifies the caches, but main memory won't be able to accept data as fast as the CPU can write it. Much of the performance loss can be made up by using a FIFO to buffer write cycles (both address and data). In the R30xx family, this FIFO, called the write buffer, is integrated on-chip. In the R4xxx, the D-cache can be set up to be either write-back or writethrough. The FIFO store described above also exists in the R4xxx.

System programmers may need to know that writes happen later than the code sequence suggests. The chapter on cache management discusses this.

- *CPU Reset*: at reset almost nothing is defined, so the software must configure the CPU carefully. In MIPS CPUs, reset is implemented in almost exactly the same way as the exceptions. A later chapter on reset initialization discusses ways of finding out which CPU is executing the software, and how to get a ROM program to run. An example of a C runtime environment, attending to the stack and special registers, is provided.
- *Memory management and the TLB/Base-Bounds*: A later chapter will discuss address translation and managing the translation hardware (base-bounds mechanism in R4650 or the TLB in others). This section is mostly for OS programmers.
- *Power management:* The R4xxx processors can be put into a mode called "standby" mode with the use of the WAIT instruction. In this mode the internal core of the CPU operates at considerably reduced power. For more information about, refer to the *RISC Microprocessor Application Guide*.

CPU CONTROL AND "CO-PROCESSOR 0"

CPU control instructions

Control functions are implemented with registers (most of which consist of multiple bitfields). There are several CPU control instructions used in the memory management implementation, which are described later in this manual. Aside from the MMU, CPU control in the R30xx defines just one instruction beyond the necessary move to and from the control registers.

mtc0 *rs, <m> -Move to co-processor zero* Loads "co-processor 0" register number *nn* from CPU general register *rs.* It is unusual, and not good practice, to refer to CPU control registers by their number in assembler sources; normal practice is to use the names listed in Table 3.1. In some tool-chains the names are defined by a C-style "include" file, and the C pre-processor run as a front-end to the assembler; the assembler manual should provide guidance on how to do this. This is the only way of setting bits in a CPU control register.

mfc0 rd, <nn -Move from co-processor zero

General register *rd* is loaded with the values from CPU control register number *nn*. Once again, it is common to use a symbolic name and a macro-processor to save remembering the numbers. This is the only way of inspecting bits in a control register.

rfe *-Restore from exception (R30xx)* This instruction is available in R30xx only. Note that this is not "return from exception". This instruction restores the status register to go back to the state prior to the trap. To understand what it does, refer to the status register *SR* defined later in this chapter. The only secure way of returning to user mode from an exception is to return with a *jr* instruction which has the *rfe* in its delay slot.

eret *-Exception return (R4xxx)* This is a R4xxx instruction which actually returns from an exception, interrupt or error trap. Unlike a branch or jump instruction, *eret* does not execute the next instruction.

The R4xxx has some additional instructions for CPU control. Doubleword counterparts of the *mtc0/mfc0* instructions are also available as *dmtc0/dmfc0* which allow 64-bit transfers. The *wait* instruction puts the CPU in low-power standby mode. For more information about standby mode, refer to the *IDT79R4600 & IDT79R4700 ORION Processor Hardware User's Manual.*

Standard CPU control registers

Register Mnemonic	Description	CP0 reg no.
PRId	CP0 type and rev level.	15
SR	(status register) CPU mode flags.	12
Cause	Describes the most recently recognized exception.	13
EPC	Exception return address.	14
BadVaddr	Contains the last invalid program address which caused a trap. It is set by address errors of all kinds, even if there is no MMU.	8
Config	CPU configuration (R3071, R3081, R3041, R4xxx only).	3

Table 3.1 CPU Control Register Summary (not MMU) Page (1 of 2)

Register Mnemonic	Description	CP0 reg no.
BusCtrl	(R3041 only) configure bus interface signals. Needs to be setup to match the hardware implementation.	2
PortSize	(R3041 only) used to flag some program address regions as 8- or 16-bits wide. Must be programmed to match the hardware implementation.	10
Count	(R3041/R4xxx, read/write) a 24-bit counter incrementing with the CPU clock. (32-bit in R4x00).	9
Compare	(R3041/R4xxx, read/write) a 24-bit value used to wraparound the <i>Count</i> value and set an output signal. (32-bit in R4xxx).	11
Context	(R4600/R4700 only) pointer to kernel virtual page table entry (PTE) for 32-bit address spaces.	4
XContext	(R4600/R4700 only) pointer to kernel virtual page table entry (PTE) for 64-bit address spaces.	20
ECC	(R4600/R4700/R4650 only) secondary-cache error checking and correcting (ECC) and Primary parity.	26
CacheErr	(R4600/R4700/R4650 only) Cache Error and Status register.	27
ErrorEPC	(R4600/R4700/R4650 only) Error Exception Program Counter.	30
IWatch	(R4650 only, read/write) specifies a instruction program address that causes a Watch exception.	18
DWatch	(R4650 only, read/write) specifies a data program address that causes a Watch exception.	19

Table 3.1 CPU Control Register Summary (not MMU) Page (2 of 2)

Control Register Formats

A note about reserved fields: many unused control register fields are marked "0." Bits in such fields are guaranteed to read zero and should be written as zero. Other reserved fields are marked reserved or \S ; software must write them as zero and should not assume that it will get back zero, or any other particular value.

Figure 3.1 shows the layout and fields of the *PRId* register, a read-only register. The Imp field should be related to the CPU control register set.

PRId Register

31	16	15	8	7	0
reserved		Imp		Rev	
	_				

Figure 3.1 PRId Register fields

The encoding of Imp is described in Table 3.2:

CPU type	"Imp" value	"Rev" value
R3000A (including R3051, R3052, R3071, and R3081)	3	undefined
IDT unique (R3041)	7	0
R36100	7	10
R4600	0x20	undefined
R4700	0x21	undefined
R4650	0x22	undefined

Table 3.2 "Imp" and "Rev" bit values

Note that when the Imp field indicates IDT unique, the revision number can be used to distinguish among various CP0 implementations. Refer to the R3041 User's manual for the revision level appropriate for that device. Since the R3051, 52, 71, and 81 are kernel compatible with the R3000A, they share the same Imp value.

When printing the value of this register, it is conventional to print them out as "x.y" where "x" and "y" are the decimal values of Imp and Rev, respectively. Do not use this register and the CPU manuals to size things or establish the presence or absence of any particular features. The software will be more portable and robust if it is designed to include code sequences that probe for the existence of individual features. This manual will provide examples to determine cache sizes, presence or absence of TLB, FPA, etc.

Status Register (R3xxx)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CU3	CU2	CU1	CU0	()	RE	()	BEV	TS	PE	СМ	PZ	SwC	IsC
									·						
15							8	7	6	5	4	3	2	1	0
	IM								0	KUo	IEo	KUp	IEp	KUc	IEc

Figure 3.2 Status Register Fields (SR) (R3xxx)

Note that there are no modes such as non-translated or non-cached in MIPS CPUs; all translation and caching decisions are made on the basis of the program address. Fields are:

CU3,

- CU2 Bits (31:30) control the usability of "co-processors" 3 and 2, respectively. In the R30xx family, these might be enabled if software wishes to use the BrCond(3:2) input pins for polling, or to speed exception decoding.
- CU1 Co-processor 1 usable: set 1 to use FPA if present, 0 to disable. When 0, all FPA instructions cause an interrupt exception, even for the kernel. It can be useful to turn off an FPA even when one is available; it may also be enabled in devices which do not include an FPA, if the intent is to use the BrCond(1) pin as a polled input.
- CU0 Co-processor 0 usable: set 1 to use some nominally-privileged instructions in user mode (this is rarely, if ever, done). Coprocessor 0 instructions are always usable in kernel mode, regardless of the setting of this bit.

RE Reverse endianness in user mode. The MIPS processors can be configured, at reset time, with either "endianness" (byte ordering convention, discussed in the various CPU's User's Manuals and later in this manual). The RE bit allows applications with one byte ordering convention to be run on systems with the opposite convention, presuming OS software provided the necessary support.

When RE is active, user mode software runs as if the CPU had been configured with the opposite endianness.

- BEV Boot exception vectors: when BEV == 1, the CPU uses the ROM (kseg1) space exception entry point (described in a later chapter). BEV is usually set to zero in running systems; this relocates the exception vectors. to RAM addresses, speeding accesses and allowing the use of "user supplied" exception service routines.
- TS TLB shutdown: In devices that implement the full R3000A MMU, TS is set if a program address simultaneously matches two TLB entries. Prolonged operation in this state, in some implementations, could cause internal contention and damage to the chip. TLB shutdown is terminal, and can be cleared only by a hardware reset.

In R30xx base family members, which do not include the TLB, this bit is set by reset; software can rely on this to determine the presence or absence of TLB.

PE Parity Error: set if a cache parity error has occurred. No exception is generated by this condition, which is really only useful for diagnostics. The MIPS architecture has cache diagnostic facilities because earlier versions of the CPU used external caches, and this provided a way to verify the timing of a particular system. For those implementations the cache parity error bit was an essential design debug tool.

For CPUs with on-chip caches this feature is rarely needed; only the R3071 and R3081 implement parity over the on-chip caches.

- CM Cache Miss: set if a data cache miss occurred while the cache was isolated.
- PZ Parity Zero: when set, cache parity bits are written as zero and not checked. This was useful in old R3000A systems which required external cache RAMs, but is of little relevance to the R30xx family.
- SwC/IsC Swap caches and Isolate (data) cache. Cache mode bits for cache management and diagnostics. For more details, see the chapter on cache management. These bits are undefined on reset. The system software should set these to known values before proceeding.
 - IsC set 1: makes all loads and stores access only the data cache. In this mode, a partial-word store invalidates the cache entry. Note that when this bit is set, even uncached data accesses will not be seen on the bus; further, this bit is not initialized by reset. Boot-up software must insure this bit is properly initialized before relying on external data references.
 - SwC set: reverses the roles of the I-cache and D-cache, so that software can access and invalidate I-cache entries.
- IM Interrupt mask: an 8 bit field defining which interrupt sources, when active, will be allowed to cause an exception. Six of the interrupt sources are external pins (one may be used by the

FPA, which although it lives on the same chip is logically external); the other two are the software-writable interrupt bits in the *Cause* register.

No interrupt prioritizing is provided by the CPU. This is described in greater detail in the chapter dealing with exceptions.

KUc/IEc The two basic CPU protection bits.

KUc is set 1 when running with kernel privileges, 0 for user mode. In kernel mode, software can get at the whole program address space, and use privileged ("co-processor 0") instructions. User mode restricts software to program addresses between $0x0000\ 0000$ and $0x7FFF\ FFFF$, and can be denied permission to run privileged instructions; attempts to break the rules result in an exception.

IEc is set 0 to prevent the CPU taking any interrupt, 1 to enable.

- KUp/IEp KU previous, IE previous: on an exception, the hardware takes the values of KUc and IEc and saves them here; at the same time as changing the values of KUc, IEc to [1, 0] (kernel mode, interrupts disabled). The instruction *rfe* can be used to copy KUp, IEp back into KUc, IEc.
- KUo/IEo KU old, IE old:

on an exception the KUp, IEp bits are saved here. Effectively, the six KU/IE bits are operated as a 3-deep, 2-bit wide stack which is pushed on an exception and popped by an *rfe*.

This provides an opportunity to cleanly recover from an exception occurring so early in an exception handling routine that the first exception has not yet saved *SR*. It is particularly useful to allow the user TLB refill code to be made shorter, as described in the memory management chapter.

Status Register (R4600/R4700)

The *Status* register (SR) is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. The following list describes the more important *Status* register fields; Figure 3.3 shows the status register format and field names.

Status Register Format (R4600/R4700)

Figure 3.3 shows the format of the *Status* register. Table 3.3, which follows the figure, describes the *Status* register fields.




Figure 3.3 Status Register (4600/4700)

Field	Description
CU	Controls the usability of each of the four coprocessor unit numbers. CP0 is always usable when in Kernel mode, regardless of the setting of the CU_0 bit. $1 \rightarrow$ usable $0 \rightarrow$ unusable
FR	Enables additional floating-point registers $0 \rightarrow 16$ registers $1 \rightarrow 32$ registers
RE	Reverse-Endian bit, valid in User mode.
BEV	Controls the location of TLB refill and general exception vectors. $0 \rightarrow \text{normal}$ $1 \rightarrow \text{bootstrap}$
SR	$1 \rightarrow$ Indicates a soft reset or NMI has occurred.
СН	Hit (tag match and valid state) or miss indication for last CACHE Hit Invalidate, Hit Write Back Invalidate, HitWrite Back, or Hit Set Virtual for a primary cache. $0 \rightarrow miss$ $1 \rightarrow hit$
CE	Contents of the ECC register set or modify the check bits of the caches when $CE = 1$; see description of the <i>ECC</i> register.
DE	Specifies that cache parity errors cannot cause exceptions. $0 \rightarrow \text{parity remains} \qquad 1 \rightarrow \text{disables parity}$ enabled
0	Reserved. Must be written as zeroes and return zeroes when read.
IM	Interrupt Mask: controls the enabling of each of the external, internal, and software interrupts. An interrupt is taken if interrupts are enabled, and the corresponding bits are set in both the Interrupt Mask field of the Status register and the Interrupt Pending field of the Cause register. IM[7:2] correspond to interrupts Int[5:0] and IM[1:0] to the software interrupts. $0 \rightarrow$ disabled $1 \rightarrow$ enabled
KX	KX controls whether the TLB Refill Vector or the XTLB Refill Vector address is used for TLB misses on kernel
	addresses $0 \rightarrow \text{TLB}$ Refill Vector $1 \rightarrow \text{XTLB}$ Refill Vector
SX	Enables 64-bit virtual addressing and operations in Supervisor mode. The extended-addressing TLB refill exception is used for TLB misses on supervisor addresses. $0 \rightarrow 32$ -bit $1 \rightarrow 64$ -bit
UX	Enables 64-bit virtual addressing and operations in User mode. The extended-addressing TLB refill exception is used for TLB misses on user addresses. $0 \rightarrow 32$ -bit $1 \rightarrow 64$ -bit
KSU	Mode bits $10_2 \rightarrow \text{User}$ $01_2 \rightarrow \text{Supervisor}$ $00_2 \rightarrow \text{Kernel}$
ERL	Error Level $0 \rightarrow \text{normal}$ $1 \rightarrow \text{error}$
EXL	Exception Level 0 → normal 1 → exception Note: When going from 0 to 1, IE should be disabled (0) first. This would be done when preparing to return from the exception handler, such as before executing the ERET instruction.
IE	Interrupt Enable $0 \rightarrow$ disable interrupts $1 \rightarrow$ enables interrupts

Table 3.3 Status Register Fields (4600/4700)

Status Register Modes and Access States

Fields of the *Status* register set the modes and access states described in the sections that follow.

Interrupt Enable: Interrupts are enabled when all of the following conditions are true:

- *IE* = 1
- EXL = 0
- ERL = 0

If these conditions are met, the settings of the *IM* bits identify the interrupt.

Note: Setting the IE bit may be delayed by up to 3 cycles. If performing nested interrupts, re-enable the IE bit first.

Operating Modes: The following CPU *Status* register bit settings are required for User, Kernel, and Supervisor modes (see Chapter 4 for more information about operating modes).

- The processor is in User mode when $KSU = 10_2$, EXL = 0, and ERL = 0.
- The processor is in Supervisor mode when *KSU* = 01₂, *EXL* = 0, and *ERL* = 0.
- The processor is in Kernel mode when $KSU = 00_2$, or EXL = 1, or ERL = 1.

32- and 64-bit Virtual Addressing: The following CPU *Status* register bit settings select 32- or 64-bit virtual addressing for User and Supervisor operating modes. Enabling 64-bit virtual addressing permits the execution of 64-bit opcodes and translation of 64-bit virtual addresses. 64-bit virtual addressing for User and Supervisor modes can be set independently but is always used for Kernel mode.

- The KX field controls whether the TLB Refill Vector or the XTLB Refill Vector address is used for TLB misses on Kernel addresses. 64-bit opcodes are always valid in Kernel mode.
- 64-bit addressing and operations are enabled for Supervisor mode when *SX* = 1.
- 64-bit addressing and operations are enabled for User mode when UX = 1.

Status Register Reset

The contents of the *Status* register are undefined at reset, except for the following bits — *ERL* and BEV = 1.

The *SR* bit distinguishes between Reset and Soft Reset (Nonmaskable Interrupt [NMI]).

Status Register (R4650)

The *Status* register (SR) in the R4650 is similar to that in the R4600 for the most part. Please refer to the previous section for details. Figure 3.4 shows the format of the entire register in the R4650. Following the figure is a description of the fields that are unique to the R4650.

				ł	•				DS				->										
31	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	8	7	6	5	4	3	2	1	0
Cl (Cu3:	J Cu0)	0	FR	RE	DL	IL	BEV	0	SR	0	СН	CE	DE	IM		0	0	UX	UM	0	ERL	EXL	IE
4	ŀ	1	1	1	2	<u>)</u>	1	1	1	1	1	1	1	8		0	0	1	2	2	1	1	1

Figure 3.4 Status Register (4650)

Bits 24, 23, 7, 6, 4, and 3 are different in the R4650, as compared to the R4600. In the R4650, because it does not have a TLB, does not support 64-bit program addressing, and has only two operating modes, bits 7, 6 and 3 are reserved. As noted in Table 3.4, bits 24 (DL) and 23 (IL) are used for cache locking.

DL	Data cache lock, a new bit in R4650. Does not prevent refills into set A when set A is invalid. Does not inhibitupdate of the D-cache on store operations. $0 \rightarrow$ normal operation $1 \rightarrow$ refill into set A disabled
IL	Instruction cache lock, a new bit in R4650. Does not prevent refills into set A when set A is invalid. $0 \rightarrow$ normal operation $1 \rightarrow$ refill into set A disabled
UM	User Mode bit, a new bit in R4650. $1 \rightarrow \text{User}$ $0 \rightarrow \text{Kernel}$ (Simplification of KSU, remains subject to EXL and ERL, as on R4xxx.

Table 3.4 DL and IL Bits in 4650 Status Register

Figure 3.5 shows the fields in the *Cause* register, which are consulted to determine the kind of exception that happened and will be used to decide which exception routine to call.

Cause Register (R3xxx and R4600/R4700)

31	30	29	28	27	16	15	8	7	6	2	1	0
BD	0	CE		0		IP		0	ExcC	ode	0	

Figure 3.5 Fields in the Cause Register (R3xxx and R4600/R4700)

BD Branch Delay: if set, this bit indicates that the EPC does not point to the actual "exception" instruction, but rather to the branch instruction which immediately precedes it.

When the exception restart point is an instruction which is in the "delay slot" following a branch, *EPC* has to point to the branch instruction; it is harmless to re-execute the branch, but if the CPU returned from the exception to the branch delay instruction itself the branch would not be taken and the exception would have broken the interrupted program.

The only time software might be sensitive to this bit is if it must analyze the "offending" instruction (if BD == 1 then the instruction is at *EPC* + 4). This would occur if the instruction needs to be emulated (e.g. a floating point instruction in a device with no hardware FPA; or a breakpoint placed in a branch delay slot).

- CE Co-processor error: if the exception is taken because a "coprocessor" format instruction was for a "co-processor" which is not enabled by the CUx bit in *SR*, then this field has the coprocessor number from that instruction.
 - Interrupt Pending: shows the interrupts which are currently asserted (but may be "masked" from actually signalling an exception). These bits follow the CPU inputs for the six hardware levels. Bits 9 and 8 are read/writable, and contain the value last written to them. However, any of the 8 bits active when enabled by the appropriate IM bit and the global interrupt enable flag IEc in *SR*, will cause an interrupt.

IP is subtly different from the rest of the *Cause* register fields; it doesn't indicate what happened when the exception took place, but rather shows what is happening now.

IP

ExcCode A 5-bit code which indicates what kind of exception happened, as detailed in Table 3.5, "ExcCode Values: R3xxx/R4600/R4700 Exception differences".

ExcCode Value	Mnemonic	Description						
0	Int	Interrupt						
1	Mod	TLB modification						
2	TLBL							
3	TLBS	TLB load/TLB store						
4	AdEL	Address error (on load/I-fetch or store respectively). Either an						
5	AdES	attempt to access outside kuseg when in user mode, or an attempt to read a word or half-word at a misaligned address.						
6	IBE	Bus error (instruction fetch or data load, respectively). External						
7	DBE	hardware has signalled an error of some kind; proper exception handling is system-dependent. The R30xx family CPUs can't take bus error on a store; the write buffer would make such an excepti "imprecise".						
8	Syscall	Generated unconditionally by a syscall instruction.						
9	Вр	Breakpoint - a <i>break</i> instruction.						
10	RI	reserved instruction						
11	CpU	Co-Processor unusable						
12	Ov	arithmetic overflow. Note that unsigned versions of instructions (e.g. <i>addu</i>) never cause this exception.						
13	Tr	Trap Exception in R4600/R4700; reserved in R3xxx						
14	-	Reserved						
15	FPE	Floating-Point exception						
16-31	-	Reserved.						

Table 3.5 ExcCode Values: R3xxx/R4600/R4700 Exception differences

Cause Register (R4650)

The *Cause* register fields (shown in Figure 3.6) are similar to those in the R4600, as described in the previous section. Notable differences between the R4650 and the R4600 cause registers are described in Table 3.6.

							Cause Regis	ster			
31	30	29 28	27 2	625	24	23	22 16	15	8 7	6 2	210
ВD	0	CE	0	DW	IW	IV	0	IP	0	Exc Code	0
1	1	2	2	1	1	1	7	8	1	5	2

Figure 3.6 Cause Register Format (R4650)

Field	Description
BD	Indicates whether the last exception taken occurred in a branch delay slot. $1 \rightarrow \text{delay slot}$ $0 \rightarrow \text{normal}$
0	Reserved. Currently read as 0 and must be written as '0'.
CE	Coprocessor unit number referenced when a Coprocessor Unusable exception is taken.
DW	On a Watch exception, indicates that the DWatch register matched. On other exceptions this field is undefined.
IW	On a Watch exception, indicates that the IWatch register matched. On other exceptions this field is undefined.
IV	Enables the new dedicated interrupt vector. $1 \rightarrow$ interrupts use new exception vector (200) $0 \rightarrow$ interrupts use common exception vector (180)
IP	Indicates an interrupt is pending. $1 \rightarrow$ interrupt pending $0 \rightarrow$ no interrupt
ExcCode	Exception code field (see Table 3.5, "ExcCode Values: R3xxx/R4600/R4700 Exception differences," on page 1-11)

Table 3.6 Cause Register fields (R4650)

EPC Register

This is a 32-bit read/write register containing the 32-bit address of the return point for this exception (64-bits for R4600/R4700). The instruction causing the exception is at EPC, unless BD is set in *Cause*, in which case EPC points to the previous (branch) instruction. The R4600/R4700 will not write to EPC if *EXL* bit in *SR* is set. Also, the R4600, R4700, and R4650 use ErrorPC on cache errors and NMI soft reset.

BadVaddr Register (R3xxx)

A 32-bit register containing the address whose reference led to an exception; set on any MMU-related exception, on an attempt by a user program to access addresses outside kuseg, or if an address is wrongly aligned for the datum size referenced.

After any other exception this register is undefined. Note in particular that it is not set after a bus error.

BadVaddr Register (R4xxx/R4650)

The 64-bit (32 bits on R3xxx and R4650) Bad Virtual Address register (*BadVAddr*) is a read-only register that displays the most recent virtual address that caused one of the following exceptions: Address Error (e.g., unaligned access), TLB Invalid, TLB Modified, TLB Refill, Virtual Coherency Data Access, or Virtual Coherency Instruction Fetch. In the R4650, bounds exception is recognized in place of TLB exceptions because a TLB does not exist.

The processor does not write to the *BadVAddr* register when the *EXL* bit in the *Status* register is set to a 1. The *BadVAddr* register does not save any information for bus errors, since bus errors are not addressing errors.

Processor-specific registers

Count and Compare Registers (R3041 only)

Only present in the R3041, these provide a simple 24-bit counter/timer running at CPU cycle rate. *Count* counts up, and then wraps around to zero once it has reached the value in the *Compare* register. As it wraps around the **Tc*** CPU output is asserted. According to CPU configuration (bit TC of the *BusCtrl* register), **Tc*** will either remain active until reset by

software (re-write *Compare*), or will pulse. In either case the counter just keeps counting. To generate an interrupt **Tc*** must be connected to one of the interrupt inputs.

From reset *Compare* is setup to its maximum value (0xFF FFFF), so the counter runs up to 2^{24} -1 before wrapping around.

Count and Compare Registers (R4xxx only)

The 32-bit *Count* register acts as a timer, incrementing at a constant rate—half the maximum instruction issue rate—whether or not an instruction is executed, retired, or any forward progress is made through the pipeline.

This register can be read or written. It can be written for diagnostic purposes or system initialization; for example, to synchronize processors.

The 32-bit *Compare* register acts as a timer; it maintains a stable value that does not change on its own. When the value of the *Count* register equals the value of the *Compare* register, interrupt bit *IP(7)* in the *Cause* register is set. This causes an interrupt as soon as the interrupt is enabled.

Writing a value to the *Compare* register, as a side effect, clears the timer interrupt.

For diagnostic purposes, the *Compare* register is a read/write register. In normal use however, the *Compare* register is write-only.

Config Register (R3071 and R3081)

31	30	29	28	26	25	24	23	22 ()
Lock	Slow Bus	DB Refill	FPInt		Halt	RF	AC	reserved	

Figure 3.7 Fields in the R3071/81 Config Register

- *Lock*: set this bit to write to the register for the last time; all future writes to *Config* will be ignored.
- *Slow Bus*: hardware may require that this bit be set. It only matters when the CPU performs a store while running from a cached location. The system hardware design determines the proper setting for this bit; setting it to '1' should be permissible for any system, but loses some performance in memory systems able to support more aggressive bus performance.

If set 1, an idle bus cycle is guaranteed between any read and write transfer. This enables additional time for bus tri-stating, control logic generation, etc.

- *DB*: "data cache block refill", set 1 to reload 4 words into the data cache on any miss, set 0 to reload just one word. Can be initialized either way on the R3081, by a reset-time hardware input.
- *FPInt*: controls the CPU interrupt level on which FPA interrupts are reported. On original R3000 CPUs the FPA was external and this was determined by wiring; but the R3081's FPA is on the chip and it would be inefficient (and jeopardize pin-compatibility) to send the interrupt off chip and on again.

Set FPInt to the binary value of the CPU interrupt pin number which is dedicated to FPA interrupts. By default the field is initialized to "011" to select the pin **Int3**[†]; MIPS convention put the FPA on external interrupt pin 3. For whichever pin is dedicated to the FPA, the CPU will then ignore the value on the external pin; the IP field of the cause register will simply follow the FPA.

[†] **Note:** The external pin *Int3* corresponds to the bit numbered "5" in IP of the Cause register or IM of the SR register. That's because both the Cause and SR fields support two "software interrupts" numbered as bits 0 and 1.

On the R3071, this field is "reserved" and must be written as "000".

- *Halt*: set to bring the CPU to a standstill. It will start again as soon as any interrupt input is asserted (regardless of the state of the interrupt mask). This is useful for power reduction, and can also be used to emulate old MC68000 "Halt" operation.
- *RF*: slows the CPU to 1/16th of the normal clock rate, to reduce power consumption. Illegal unless the CPU is running at 33Mhz or higher. Note that the CPUs output clock (which is normally used to synchronize all the interface logic) slows down too; the hardware design should also accommodate this feature if software desires to use it.
- alternate cache (*AC*): 0 for 16K I-cache/4K D-cache, but set 1 for 8K I-cache/8K D-cache.
- *Reserved*: must only be written as zero. It will probably read as zero, but software should not rely on this.

Config Register (R3041)

31	30	29	28	20	19	18	0
Lock	1	DBR	0		FDM	0	

Figure 3.8 Fields in the R3041 Config (Cache Configuration) Register

- *Lock*: set 1 to finally configure register (additional writes will not have any effect until the CPU is reset).
- 1 *and* 0: set fields to exactly the value shown.
- DBlockRefill (*DBR*): set 1 to read 4 words into the cache on a miss, 0 to refill just the word missed on. The proper setting for a given system is dependent on a number of factors, and may best be determined by measuring performance in each mode and selecting the best one. Note that it is possible for software to dynamically reconfigure the refill algorithm depending on the current code executing, presuming the register has not been "locked".
- Force D-Cache Miss *(FDM)*: set 1 for an R3041-specific cache mode, where all loads result in data being fetched from memory (missing in the data cache), but the incoming data is still used to refill the cache. Stores continue to write the cache. This is useful when software desires to obtain the high-bandwidth of the cache and cache refills, but the corresponding main memory is "volatile" (e.g. a FIFO, or updated by DMA).

Config Register (R4600/R4700)

The *Config* register specifies various configuration options selected on R4600/R4700 processors; Table 3.7 lists these options.

Some configuration options, as defined by *Config* bits 31:3, are set by the hardware during reset and are included in the *Config* register as read-only status bits for the software to access. The K0 field is the only read/write field (as indicated by *Config* register bits 2:0) and controlled by software; on reset these fields are undefined.

Figure 3.9 shows the format of the *Config* register; Table 3.7, which follows the figure, describes the *Config* register fields.

							Con	fig	Re	gis	ster	r								
31	30	28	27 24	4 2322	2 2'	120	19 18	17	16	15	14	13	12	11 9	8 (65	4	3	2	0
0	EC	2	EP	0	0	0	0	1	0	BE	E 1	1	0	IC	DC	IE	DE	0	K0	
1	3		4	2	1	1	2	1	1	1	1	1	1	3	3	1	1	1	3	

Figure 3.9 Config Register Format (R4600/R4700)

Field	Description
EC	System clock ratio: $0 \rightarrow$ processor clock frequency divided by 2 $1 \rightarrow$ processor clock frequency divided by 3 $2 \rightarrow$ processor clock frequency divided by 4 $3 \rightarrow$ processor clock frequency divided by 5 $4 \rightarrow$ processor clock frequency divided by 6 $5 \rightarrow$ processor clock frequency divided by 7 $6 \rightarrow$ processor clock frequency divided by 8 7 Reserved
EP	Writeback data rate:Doubleword every cycle $0 \rightarrow DDDD$ Doublewords every 3 cycles $1 \rightarrow DDxDDx$ 2 Doublewords every 4 cycles $2 \rightarrow DDxxDDxx$ 2 Doublewords every 4 cycles $3 \rightarrow DxDxDxDx$ 2 Doublewords every 4 cycles $4 \rightarrow DDxxxDDxxx$ 2 Doublewords every 5 cycles $5 \rightarrow DDxxDxDxxx$ 2 Doublewords every 6 cycles $6 \rightarrow DxxDxxDxxxx$ 2 Doublewords every 6 cycles $7 \rightarrow DDxxxxDDxxxx$ 2 Doublewords every 7 cycles $8 \rightarrow DxxxDxxxDxxxx$ 2 Doublewords every 8 cycles $9 - 15$ Reserved
BE	BigEndianMem $0 \rightarrow$ Little endian $1 \rightarrow$ Big endian
IC	Primary I-cache Size (I-cache size = 2^{12+IC} bytes). In the R4600/R4700 processor, this is set to 16 Kbytes (IC = 010)
DC	Primary D-cache Size (D-cache size = 2^{12+DC} bytes). In the R4600/R4700 processor, this is set to 16 Kbytes (DC = 010)
IB	Primary I-cache line size $1 \rightarrow 32$ bytes (8 Words)
DB	Primary D-cache line size $1 \rightarrow 32$ bytes (8 Words)
КО	kseg0 coherency algorithm (see EntryLo0 and EntryLo1 registers)
Others	Reserved. Returns indicated values when read.

Table 3.7 Config Register Fields (R4600/R4700)

Config Register (R4650)

The *Config* register specifies various configuration options selected on R4650 processors. Some configuration options, as defined by *Config* bits 31:3, are set by the hardware during reset and are included in the *Config* register as read-only status bits for the software to access.

Figure 3.10 shows the format of the *Config* register; Table 3.8, which follows the figure, describes the *Config* register fields.

						Co	onf	ig F	(eç	gist	er								
31	30 28	8 27 24	232	2 21	20	19 18	8 17	7 16	15	5 14	13	12	11 9	86	5	4	3	2	0
СМ	EC	EP	SB	SS	sw	EW	SC	SM	BE	EEM	EB	0	IC	DC	IB	DB	cu	0	
1	3	4	2	1	1	2	1	1	1	1	1	1	3	3	1	1	1	3	

Figure 3.10 Config Register Format (R4650)

Field	Description	
EC	Pipeline clock ratio: 0> processor input clock frequency multiplied by 2 1> processor input clock frequency multiplied by 3 2> processor input clock frequency multiplied by 4 3> processor input clock frequency multiplied by 5 4> processor input clock frequency multiplied by 6 5> processor input clock frequency multiplied by 7 6> processor input clock frequency multiplied by 8 7 Reserved	
EP (EW=1)	Write-back data rate: 0> WWWWWWW 1> WWxWWXWWW 2> WWxXWWxWWXXWWXX 3> WxWxWXWXWWXXWWXX 4> WWxxWWXXWWXXWWXXX 5> WWxxXWWXXXWWXXXWWXXX 6> WxXWXXWXXWXXWXXXWXXXXWXXXX 7> WWXXXXWXXXWXXXWXXXXWXXXXWXXXX 8> WxxXWXXXWXXXWXXXWXXXWXXXWXXXXWXXXXWXXX	1 word every cycle 2 words every 3 cycles 2 words every 4 cycles 2 words every 4 cycles 2 words every 5 cycles 2 words every 6 cycles 2 words every 6 cycles 2 words every 7 cycles 2 words every 8 cycles
EP (EW=0)	Write-back data rate:1 $0 \longrightarrow DDDD$ 1 $1 \longrightarrow DDxDDx$ 2 $2 \longrightarrow DDxDDx$ 2 $2 \longrightarrow DDxDDxx$ 2 $3 \longrightarrow DxDxDxDxx$ 2 $4 \longrightarrow DDxxDDxxx$ 2 $4 \longrightarrow DDxxDDxxx$ 2 $5 \longrightarrow DDxxDDxxxx$ 2 $6 \longrightarrow DxxDxDxxxx$ 2 $7 \longrightarrow DDxxxDDxxxx$ 2 $8 \longrightarrow DxxxDxxxDxxxx$ 2 $8 \longrightarrow DxxxDxxDxxxx$ 2 $2 \text{ double words every 7}$ $8 \longrightarrow DxxxDxxDxxxx$ 2 $2 \text{ double words every 8}$	cycles cycles cycles cycles cycles cycles cycles
EW	SysAD bus size; $0 \longrightarrow 64$ bits, $1 \longrightarrow 32$ bits (from serial mode	bits)
BE	BigEndianMem 0> Little Endian 1> Big Endian	
IC	Primary I-cache Size (I-cache size $= 2^{12+IC}$ bytes). In the R4650 pr	
DC	Primary D-cache Size (D-cache size = 2^{12+DC} bytes). In the R4650	processor this is set to 8 KB (DC = 001).
IB	Primary I-cache line size 1 —> 32 bytes (8 Words)	
DB	Primary D-cache line size 1 —> 32 bytes (8 Words)	
Others	Reserved. Returns indicated values when read.	

Table 3.8 Config Register Fields (R4650)

BusCtrl Register (R3041 only)

The R3041 CPU has many hardware interface options not available on other members of the R30xx family, which are intended to allow the use of simpler and cheaper interface and memory components. The *BusCtrl* register does most of the configuration work. It needs to be set strictly in accordance with the needs of the hardware implementation. Note also that its default settings (from reset) leave the interface compatible with other R30xx family members.

Figure 3.11, "Fields in the R3041 Bus Control (BusCtrl) Register" shows the layout of the fields, and their uses are described in the list that follows the figure.

31	30 2	28	27	26	25	24	23	22	21	20	19	18	16	15	14	13	12	11	10	0
Lock	10		Me	em	E	D	I	0	BE 16	1	BE	1	1	BI	ГA	DMA	TC	BR	0x3	00

Figure 3.11 Fields in the R3041 Bus Control (BusCtrl) Register

- Lock: when software has initialized BusCtrl to its desired state it may write this bit to prevent its contents being changed again until the system is reset.
- 10 *and other numbers*: write exactly the specified bit pattern to this field (hex used for big ones, but others are given as binary). Improper values may cause test modes and other unexpected side effects.
- *Mem*: **MemStrobe*** control. Set this field to xy binary, where x set means the strobe activates on reads, and y set makes it active on writes.
- *ED*: **ExtDataEn*** control. Encoded as for "Mem". Note that the BR bit must be zero for this pin to function as an output.
- *IO*: **IOStrobe*** control. Encoded as for "Mem". Note that the BR bit must be zero for this pin to function as an output.
- *BE16*: "BE16(1:0)* read control" 0 to make these pins active on write cycles only.
- *BE*: **BE**(**3**:**0**)* read control" 0 to make these pins active on write cycles only.
- *BTA*: Bus turn around time. Program with a binary number between 0 and 3, for 0-3 cycles of guaranteed delay between the end of a read cycle and the start of the address phase of the next cycle. This field enables the use of devices with slow tri-state time, and enables the system designer to save cost by omitting data transceivers.
- *DMA*: DMA Protocol Control, enables "DMA pulse protocol". When set, the CPU uses its DMA control pins to communicate its desire for the bus even while a DMA is in progress.
- *TC*: **TC*** negation control. **TC*** is the output pin which is activated when the internal timer register *Count* reaches the value stored in *Compare*. Set TC zero to make the **TC*** pin just pulse for a couple of clock periods; leave TC as 1, and **TC*** will be asserted on a compare and remain asserted until software explicitly clears it (by re-writing *Compare* with any value).

If **TC**^{*} is used to generate a timer interrupt, then use the default (TC == 0). The pulse is more useful when the output is being used by external logic (e.g. to signal a DRAM refresh).

 BR: SBrCond(3:2) control. Set zero to recycle the SBrCond(3:2) pins as IOStrobe and ExtDataEn respectively.

PortSize Register (R3041 only)

The *PortSize* register is used to flag different parts of the program address space for accesses to 8-, 16- or 32-bit wide memory.

Hardware design requirements determine the settings of this register. See "IDT79R3041 Hardware User's Manual" for details.

Context Register (R4600/R4700 only)

The *Context* register is a read/write register containing the pointer to an entry in the page table entry (PTE) array; this array is an operating system data structure that stores virtual-to-physical address translations. When there is a TLB miss, the CPU loads the TLB with the missing translation from the PTE array.

Normally, the operating system uses the *Context* register to address the current page map which resides in the kernel-mapped segment, *kseg3*. The *Context* register duplicates some of the information provided in the *BadVAddr* register, but the information is arranged in a form that is more useful for a software TLB exception handler. Figure 3.12 shows the format of the *Context* register; Table 3.9, which follows the figure, describes the *Context* register fields.




Figure 3.12 Context Register Format

Field	Description
BadVPN2	This field is written by hardware on a miss. It contains the virtual page number (VPN) of the most recent virtual address that did not have a valid translation.
PTEBase	This field is a read/write field for use by the operating system. It is normally written with a value that allows the operating system to use the <i>Context</i> register as a pointer into the current PTE array in memory.

Table 3.9 Context Register Fields

The 19-bit *BadVPN2* field contains bits 31:13 of the virtual address that caused the TLB miss; bit 12 is excluded because a single TLB entry maps to an even-odd page pair. For a 4-Kbyte page size, this format can directly address the pair-table of 8-byte PTEs. For other page and PTE sizes, shifting and masking this value produces the appropriate address.

XContext Register (R4600/R4700 only)

The read/write *XContext* register contains a pointer to an entry in the page table entry (PTE) array, an operating system data structure that stores virtual-to-physical address translations. When there is a TLB miss, the operating system software loads the TLB with the missing translation from the PTE array. The *XContext* register duplicates some of the information provided in the *BadVAddr* register, and puts it in a form useful for a software TLB exception handler.

The *XContext* register is for use with the XTLB refill handler, which loads TLB entries for references to a 64-bit address space, and is included solely for operating system use. The operating system sets the PTE base field in the register, as needed. Normally, the operating system uses the *XContext* register to address the current page map, which resides in the kernel-mapped segment *kseg3*.

Figure 3.13 shows the format of the *XContext* register; Table 3.10, which follows the figure, describes the *XContext* register fields.




Figure 3.13 XContext Register Format

The 27-bit *BadVPN2* field has bits 39:13 of the virtual address that caused the TLB miss; bit 12 is excluded because a single TLB entry maps to an even-odd page pair. For a 4-Kbyte page size, this format may be used directly to address the pair-table of 8-byte PTEs. For other page and PTE sizes, shifting and masking this value produces the appropriate address.

Field	Description
BadVPN2	The <i>Bad Virtual Page Number</i> /2 field is written by hardware on a miss. It contains the VPN of the most recent invalidly translated virtual address.
R	The <i>Region</i> field contains bits 63:62 of the virtual address. $00_2 = user$ $01_2 = supervisor$ $11_2 = kernel.$
PTEBase	The <i>Page Table Entry Base</i> read/write field is normally written with a value that allows the operating system to use the <i>Context</i> register as a pointer into the current PTE array in memory.

Table 3.10 XContext Register Fields

Error Checking and Correcting (ECC) Register (R4600/R4700/R4650 only)

The 8-bit *Error Checking and Correcting* (*ECC*) register reads or writes primary-cache data parity bits for cache initialization, cache diagnostics, or cache error processing. (Tag parity is loaded from and stored to the *TagLo* register.)

The *ECC* register is loaded by the Index Load Tag CACHE operation. Content of the ECC register is:

- written into the primary data cache on store instructions (instead of the computed parity) when the *CE* bit of the *Status* register is set
- substituted for the computed instruction parity for the CACHE operation Fill

To force a cache parity value, use the *Status CE* bit and the ECC register. Figure 3.14 shows the format of the *ECC* register. Table 3.11, which follows the figure, describes the register fields.




Figure 3.14 ECC Register Format

Field	Description								
ECC	An 8-bit field specifying the parity bits read from or written to a primary cache.								
0	Reserved. Must be written as zeroes, and returns zeroes when read.								

Table 3.11 ECC Register Fields

Cache Error (CacheErr) Register (R4600/R4700/R4650 only)

The 32-bit read-only *CacheErr* register processes parity errors in the primary cache. Parity errors cannot be corrected.

The *CacheErr* register holds cache index and status bits that indicate the source and nature of the error; it is loaded when a Cache Error exception is asserted. When a read response returns with bad parity this exception is also asserted.

Figure 3.15 shows the format of the *CacheErr* register; Table 3.12, which follows the figure, describes the *CacheErr* register fields.




Figure 3.15 CacheErr Register Format

Field	Description
ER	Type of reference $0 \rightarrow \text{instruction}$ $1 \rightarrow \text{data}$
EC	Cache level of the error $0 \rightarrow \text{primary}$ $1 \rightarrow \text{reserved}$
ED	Indicates if a data field error occurred $0 \rightarrow \text{no error}$ $1 \rightarrow \text{error}$
ET	Indicates if a tag field error occurred $0 \rightarrow \text{no error}$ $1 \rightarrow \text{error}$
ES	Indicates the error occurred accessing processor-managed resources, in response to an external request. 0 → internal reference 1 → external reference Since the R4600/R4700 doesn't have any external events that would look in a cache (which is the only processor-managed resource), this bit would not be set under normal operating conditions.
EE	Set if the error occurred on the SysAD bus. Taking a cache error exception sets/clears this bit.
EB	Set if a data error occurred in addition to the instruction error (indicated by the remainder of the bits). If so, this requires flushing the data cache after fixing the instruction error.
SIdx	Physical address 21:3 of the reference that encountered the error. The address may not be the same as the address of the double word in error, but it is sufficient to locate that double word in the secondary cache.
PIdx	Virtual address 13:12 of the double word in error. To be used with SIdx to construct a virtual index for the primary caches. Only the lower two bits (bits 1 and 0) are vAddr; the high bit (bit 2) is zero.
0	Reserved. Must be written as zeroes, and returns zeroes when read.

Table 3.12 CacheErr Register Fields

Error Exception Program Counter (Error EPC) Register (R4600/ R4700/R4650 only)

The *ErrorEPC* register is similar to the *EPC* register, except that *ErrorEPC* is set on Reset, Soft Reset, NMI, and CACHE errors. It is also used to store the program counter (PC) on Reset, Soft Reset, and nonmaskable interrupt (NMI) exceptions. Note that there is no branch delay slot indication for the *ErrorEPC* register.

The read/write *ErrorEPC* register contains the virtual address at which instruction processing can resume after servicing an error. This address can be:

- the virtual address of the instruction that caused the exception
- the virtual address of the immediately preceding branch or jump instruction, when this address is in a branch delay slot.

Figure 3.16 shows the format of the *ErrorEPC* register.

	ErrorEPC Register	
	63	0
	ErrorEPC	
	64	
Note:	On the R4650, this is a 32-bit register.	

Figure 3.16 ErrorEPC Register Format

IWatch Register (R4650 only)

The *IWatch* register is a read/write register that specifies an Instruction virtual address that causes a Watch exception. When VADDR_{31..2} of an instruction fetch matches IVAddr of this register, and the I bit is set, a Watch exception is taken. Matches that occur when EXL = 1 or ERL = 1 do not take the exception immediately, but are instead postponed until both EXL and ERL are cleared. The priority of IWatch exceptions is just below Instruction Address Error exceptions. Figure 3.17 shows the format of the *IWatch* register; Table 3.13, which follows the figure, describes the *IWatch* register fields.




Figure 3.17 IWatch Register Format

Field	Description				
IvAddr	Instruction virtual address that causes a watch exception (bits 31:2).				
Ι	0> IWatch disabled, 1> IWatch enabled.				
0	reserved for future use.				
Note: IWatch.I is cleared on Reset.					

Table 3.13 IWatch Register Fields

DWatch Register (R4650 only)

DWatch is a read/write register that specifies a Data virtual address that causes a Watch exception. Data Watch exception is taken when VAddr $_{31..3}$ of a load matches DVAddr of this register and the R bit is set, or when VAddr $_{31..3}$ of a store matches DvAddr of this register and the W bit is set. Matches that occur when EXL = 1 or ERL = 1 do not take the exception immediately, but are instead postponed until both EXL and ERL are cleared. The priority of DWatch exceptions is just below Data Address Error exceptions. DWatch exceptions do not occur on CACHE ops.

Figure 3.18 shows the format of the *DWatch* register. Table 3.14, which follows the figure, describes the *DWatch* register fields.

	DWatch Register				
31		3	2	1	0
	DvAddr		R	w	0
	29		1	1	1

Figure 3.18 DWatch Register Format

Field	Description				
DvAddr	Data virtual address that causes a watch exception.				
R	0> DWatch disabled for loads, 1> DWatch enabled for loads.				
W	0> DWatch disabled for stores, 1> DWatch enabled for stores.				
0	reserved for future use.				
Note: DWatch.R and DWatch.W are cleared on Reset.					

Table 3.14 DWatch Register Fields

CPO Registers and System Operation Support

The various CP0 registers and their fields provide support at specific times during system operation.

- *After hardware reset*: software must initialize *SR* to get the CPU into the right state to bootstrap itself.
- Hardware configuration at start-up: an R3041, R3071, or R3081 require initialization of *Config, BusCtrl,* and/or *PortSize* at start-up. The system hardware implementation will dictate the proper configuration of these registers. Note that most of the bits of the *Config* register in a R4xxx are initialized from the boot-time mode stream which software programmers have no control over other than to read them.
- *After any exception*: any MIPS exception (apart from one particular MMU event) invokes a single common "general exception handler" routine, at a fixed address.

On entry, no program registers are saved, only the return address in *EPC/ErrorEPC*. The MIPS hardware knows nothing about stacks.

Exception software will need to use at least one of k0 and k1 to point to some "safe" (exception-proof) memory space. Key information can be saved, using the other k0 or k1 register to stage data from control registers where necessary.

Consult the *Cause* register to find out what kind of exception it was and dispatch accordingly.

• *Returning from exception*: control must eventually be returned to the value stored in *EPC* on entry.

Whatever kind of exception it was, software will have to adjust *SR* back upon return from exception. In the R30xx, the special instruction *rfe* does the job; but note that it does not transfer control. To make the jump back software must load the original *EPC* value back into a general-purpose register and use a *jr* operation. In the R4xxx, the special instruction is *eret* and unlike *rfe*, it actually does transfer the control and a *jr* is not needed after it.

- *Interrupts: SR* is used to adjust the interrupt masks, to determine which (if any) interrupts will be allowed "higher priority" than the current one. The hardware offers no interrupt prioritizing, but the software can do whatever it likes.
- *Instructions that always cause exceptions*: are often used (for system calls, breakpoints, and to emulate some kinds of instruction). These sometimes require partial decoding of the offending instruction, which can usually be found at the location *EPC*. But there is a complication; suppose that an exception occurs just after a branch but in time to prevent the branch delay slot instruction from running. Then *EPC* will point to the branch instruction (resuming execution starting at the delay slot would cause the branch to be ignored), and the BD bit will be set.

This *Cause* register bit flags this event; to find the instruction at which the exception occurred, add 4 to the *EPC* value when the BD bit is set.

• *Cache management routines*: In the R3xxx, *SR* contains bits defining special modes for cache management. In particular, they allow software to *isolate* the data cache, and to *swap* the roles of the instruction and data caches.

The subsequent chapters will describe appropriate treatment of these registers, and provide software examples of their use.



EXCEPTION MANAGEMENT

This chapter describes the software techniques used to recognize and decode exceptions, save state, dispatch exception service routines, and return from exception. Various code examples are provided.

EXCEPTIONS

Integrated Device Technology, Inc.

In the MIPS architecture interrupts, traps, system calls or any event that disrupts the normal flow of execution are called "exceptions" and are handled by a single mechanism. Possible events that disrupt normal flow include:

• *External events*: For example, interrupts, or a bus error on a read. Note that for the R30xx floating point exceptions are reported as interrupts, since when the R3000A was originally implemented the FPA was indeed external.

Interrupts are the only exception conditions which can be disabled under software control.

- *Program errors and unusual conditions*: For example, illegal instructions (including "co-processor" instructions executed with the appropriate *SR* disabled), integer overflow, address alignment errors, accesses outside *kuseg* in user mode.
- *Memory translation exceptions*: For example, using an invalid translation, or a write to a write-protected page; and access to a page for which there is no translation in the TLB or the XTLB (in the R4x00 only); accessing addresses beyond values set for *IBound* or *Dbound* or hitting the *IWatch* or *DWatch* address values in the R4650 only.
- *System calls and traps*: For example, exceptions deliberately generated by software to access kernel facilities in a secure way (syscalls, conditional traps planted by careful code, and breakpoints).

Some events do not cause exceptions, although other CPU architectures may handle them as such. Software must use other mechanisms to detect:

- bus errors on write cycles (MIPS CPUs don't detect these as exceptions at all; the use of a write buffer would make such an exception "imprecise", in that the instruction which generated the store data is not guaranteed to be the one which recognizes the exception).
- parity errors detected in the cache (the PE bit in *SR* is set, but no exception is signalled).

Precise Exceptions

IDT devices implement precise exceptions:

- *Unambiguous cause*: after an exception caused by any internal error, the EPC points to the instruction which caused the error (it might point to the preceding branch for an instruction which is in a branch delay slot, but will signal occurrence of this using the BD bit).
- *Exceptions are seen in instruction sequence*: exceptions can arise at several different stages of execution, creating a potential hazard. For example, if a load instruction suffers a TLB miss the exception won't be signalled until the "MEM" pipestage; if the next instruction suffers an instruction TLB miss (at the "IF" pipestage) the logically second exception would be signalled first (since the IF occurs earlier in the pipe than MEM).

To avoid this problem, early-detected exceptions are not activated until it is known that all previous instructions will complete successfully; in this case, the instruction TLB miss is suppressed and the exception caused by the earlier instruction handled. The second exception may or may not happen again upon return from handling the data fault.

• *Subsequent instructions nullified*: because of the pipelining, instructions lying in sequence after the EPC may well have been started. But the architecture guarantees that no effects produced by these instructions will be visible in the registers or CPU state; and no effect at all will occur which will prevent execution being restarted at the EPC.

Note that this isn't quite true of, for example, the result registers in the integer multiply unit (logically, the architecture considers these changed by the initiation of a multiply or divide). But provided that the instruction arrangement rules required by the assembler are followed, no problems will arise.

The implementation of precise exceptions requires a number of clever techniques. For example, the FPA cannot update the register file until it knows that the operation will not generate an exception. However, the CPU contains logic to allow multi-cycle FPA operations to occur concurrently with integer operations, yet maintain precise exceptions.

Exception Timing

The architecture determines that an exception seems to have happened just before the execution of the instruction which caused it. The first fetch from the exception routine will be made within 1 clock of the time when the faulting instruction would have finished; in practice it is often faster.

On an interrupt, for most devices, the last instruction to be completed before interrupt processing starts will be the one which has just finished its MEM stage when the interrupt is detected. The *EPC* target will be the one which has just finished its ALU stage.

Some of the interrupt inputs to R30xx family CPUs are resynchronised internally (to support interrupt signalling from asynchronous sources) and the interrupt will be detected only on the rising edge of the second clock after the interrupt becomes active.

Exception Vectors

In the R30xx only one exception is handled differently; a TLB miss on an address in *kuseg*. Although the architecture uses software to handle this condition (which occurs very frequently in a heavily-used multi-tasking, virtual memory OS), there is significant architectural support for a "preferred" scheme for TLB refill. The preferred refill scheme can be completed in about 13 clocks in the R30xx.

In the R4600/R4700 two other exceptions are handled differently in addition to the TLB miss described above. These are the XTLB miss and the cache error exceptions.

In the R4650, the TLB does not exist, but the cache error is handled in a manner similar to that in R4600/R4700. In addition, the R4650 has an extra feature for handling "interrupts" only (*dedicated* interrupt vector). The "IV" bit in the *Cause* register can be set by the user. If the "IV" bit is set, the program control jumps to a unique location up on receiving and interrupt type exception, where the user can have his interrupt handlers. This allows for faster interrupt handling and simplified code development.

It is also useful to have two sets of entry points. It is essential for high performance to locate the vectors in cached memory for OS use, but this is highly undesirable at start-up; the need for a robust and self-diagnosing start-up sequence mandates the use of uncached read-only memory for vectors. So the exception system adds some more "magic" addresses (exception vectors) to the one used for system start-up. The number of "magic" addresses is 4 in case of R30xx, 6 in R4650 and 8 in R4x00. The reset mechanism on the MIPS CPU is remarkably like the exception mechanism, and is sometimes referred to as the *reset exception*. The complete list of exception vector addresses is shown in Table 4.1.

	Vector Virtual Address			
Description	R30xx	R4600/R4700/R5000	R4650	
Reset exception	0xbfc0 0000	Oxffff ffff bfc0 0000	0xbfc0 0000	
TLB miss (BEV=0)	0x8000 0000	0xffff ffff 8000 0000	N/A	
TLB miss (BEV=1)	0xbfc0 0100	Oxffff ffff bfc0 0200	N/A	
XTLB miss (BEV=0)	N/A	0xffff ffff 8000 0080	N/A	
XTLB miss (BEV=1)	N/A	0xffff ffff bfc0 0280	N/A	
cache error (BEV=0)	N/A	0xffff ffff a000 0100	0xa000 0100	
cache error (BEV=1)	N/A	0xffff ffff bfc0 0300	0xbfc0 0300	
new dedicated interrupt in R4650 (BEV=0)	N/A	N/A	0x8000 0200	
new dedicated interrupt in R4650 (BEV=1)	N/A	N/A	0xbfc0 0400	
All other exceptions (BEV=0)	0x8000 0080	0xffff ffff 8000 0180	0x8000 0180	
All other exceptions (BEV=1)	0xbfc0 0180	0xffff ffff bfc0 0380	0xbfc0 0380	

Table 4.1. Reset and exception entry points (vectors) for MIPS CPUs

On an exception, the CPU hardware:

- 1) Saves current PC to the ErrorPC, on Cache errors, NMI, reset, or soft reset. All other exceptions are saved to the EPC.
- 2) Saves the pre-existing user-mode and interrupt-enable flags in the status register (SR) by pushing the 3-entry stack inside SR, changing to kernel mode with interrupts disabled.
- 3) Sets the Cause register, which identifies exception type and pending external interrupts. For addressing exceptions, the BadVaddr register is set. And for Memory management system exceptions, MMU registers are set (for more details on memory management, refer to Chapter 6).
- 4) Transfers control to the exception vector address.

Exception Handling – Basics

Any MIPS exception handler must go through the same stages:

• *Bootstrapping*: on entry to the exception handler, because the state of the interrupted program was not saved, the first job is to provide room to preserve relevant state information.

This is done by using the k0 and k1 registers (which are reserved for "kernel mode" use, and therefore should contain no application program state), to reference a piece of memory which can be used for other register saves.

• *Dispatching different exceptions*: consult the *Cause* register. The initial decision is likely to be made on the "ExcCode" field, which is thoughtfully aligned so that its code value (between 0 and 31) can be used to index an array of words without a shift. The code will be something like this:

mfc0 t1, C0_CAUSE

- nop

 and
 t2, t1, 0x3f

 lw
 t2, tablebase(t2)

 nop
 jr

 t2
- Constructing the exception processing environment: complex exception handling routines may be written in a high level language; in addition, software may wish to be able to use standard library routines. To do this, software will have to switch to a suitable stack, and save the values of all registers which "called subroutines" may use.
- Processing the exception: this is system and cause dependent.
- *Returning from an exception*: The return address is contained in the *EPC* register on exception entry; the value must be placed into a general purpose register for return from exception (note that the software may have placed the EPC value on the stack at exception entry).
 - In the R30xx, returning control is now done with a *jr* instruction, and the change of state back from kernel to the previous mode is done by an *rfe* instruction after the *jr*, in the delay slot.
 - In the R4xxx, the returning mechanism is different. The instruction *eret* does everything including returning. There are no delay slots of *eret* and *eret* itself also must not be placed in a delay slot of some other instruction. *eret* picks up the return address either from the *ErrorEPC* register or the *EPC* register depending up on whether an error trap was being serviced or not. It also clears the *ERL* or *EXL* bit appropriately.

Nesting Exceptions

In many cases, the system may permit, or will be unable to avoid, nested exceptions: exceptions occuring within the exception processing routinenested exceptions.

If improperly handled, this could cause chaos; vital state for the interrupted program is held in *EPC* (or *ErrPC* for R4xxx) and *SR*, and another exception would overwrite them. To permit nested exceptions, these values must be saved elsewhere. Moreover, once exceptions are reenabled, software can no longer rely on the values of k0 and k1, since a subsequent (nested) exception may alter their values.

The normal approach to this is to define an *exception frame*; a memoryresident data structure with fields to store incoming register values, so that they can be retrieved on return. Exception frames are usually arranged logically as a stack.

Stack resources are consumed by each exception, so arbitrarily nested exceptions cannot be tolerated. Most systems sort exceptions into a priority order, and arrange that while an exception is being processed only higher-priority exceptions are permitted. Such systems need have only as many exception frames as there are priority levels.

Software can inhibit certain exceptions, as follows:

- *Interrupts*: can be individually masked by software to conform to system priority rules;
- *Privilege Violations*: can't happen in kernel mode; virtually all exception service routines will execute in kernel mode;
- Addressing errors, TLB misses, Bound violations: software must be written to ensure that these never happen when processing higher priority exceptions.

Typical system priorities are (lowest first): non-exception code, interrupt (lowest)... interrupt (highest), Data Watch (R4650), data Cache error (R4xxx), Data TLB errors (non-R4650), Data address errors, Data Bounds

error (R4650), illegal instructions and traps, bus errors, Instruction TLB errors (non-R4650), instruction Cache error, Intruction Watch (R4650), Instruction address errors, Instruction Bounds error (R4650), soft reset.

Exception Routines

The following are a set of exception related routines from IDT/sim.

The routine "_exception" receives exceptions, saves all state, and calls the appropriate service routine. Code used to install the exception handler in memory is also shown.

Majority of the code is common to both R30xx as well as R4xxx. Places where code is unique to either R30xx or R4xxx have been enclosed within **#ifdef R3000** or **#ifdef R4000** respectively, along with comments at the top of each routine.

In general, the differences between R30xx and R4xxx exception issues are:

- R4xxx has additional exception vectors (cacheerror, xtlb)
- As compared to R30xx, R4xxx has additional as well as different CP0 registers which become part of saved context prior to handling an interrupt
- returning from handler with rfe and jump in R30xx as opposed to eret in R4xxx

/*

```
** exception.s - contains functions for setting up and handling exceptions
** Copyright 1989 Integrated Device Technology, Inc. All Rights Reserved
*/
#include "iregdef.h"
#include "idtcpu.h"
#include ''idtmon.h''
#include "setjmp.h"
#include "excepthdr.h"
** move_exc_code() - moves the exception code to the
** utlb and gen exception vectors in R30xx
**
                  OR
** tlb, xtlb, cacheerror, and gen exception vectors in R4xxx
**
** Note that some portions of this code are specific to R4xxx and some to
** R30xx. Please follow the #ifdef and #else carefully!!!
*/
FRAME(move_exc_code,sp,0,ra)
        move t5,ra
                           # assumes clear_cache doesnt use t5
#ifdef R4000
         /* TLB exception vector in R4xxx*/
             t1,exc_tlb_code
        la
             t2,T_VEC
        li
#else
         1
        /* uTLB exception vector in R30xx*/
             t1.exc tlb code
        la
        li
             t2,UT_VEC
#endif
        li
             t3,VEC_CODE_LENGTH
1:
        lw
              t6,0(t1)
        addiu t1,4
        subu t3,4
              t6,0(t2)
        SW
        addiu t2,4
        bne t3,zero,1b
#ifdef R4000
             a0,T_VEC
        li
```

```
#else /* R30xx */ /
            a0,UT_VEC
        li
#endif
        li
            a1,VEC_CODE_LENGTH
             clear_cache
        jal
#ifdef R4000
        /* extended TLB exception vector in <u>R4xxx only</u>*/
            t1,exc_xtlb_code
        la
        li
             t2,X_VEC
        li
            t3,VEC_CODE_LENGTH
1:
        lw
             t6,0(t1)
        addiu t1,4
        subu t3,4
             t6,0(t2)
        SW
        addiu t2,4
        bne t3,zero,1b
            a0,X_VEC
        li
            a1,VEC_CODE_LENGTH
        li
            clear_cache
        jal
        /* cache error exception vector in R4xxx only*/
        la
             t1,exc_cache_code
            t2,C_VEC
        li
            t3,VEC_CODE_LENGTH
        li
1:
        lw
             t6,0(t1)
        addiu t1,4
        subu t3,4
        sw t6,0(t2)
        addiu t2,4
        bne t3,zero,1b
            a0,C_VEC
        li
        li
            a1,VEC_CODE_LENGTH
            clear cache
        jal
        /* end of R4xxx specific code */
#endif
        /* normal exception vector common to both R30xx and R4xxx */
            t1,exc_norm_code
        la
        li
             t2,E_VEC
        li
            t3,VEC_CODE_LENGTH
1:
        lw
             t6.0(t1)
        addiu t1,4
        subu t3,4
        sw t6,0(t2)
        addiu t2,4
        bne t3,zero,1b
            a0,E_VEC
        li
            a1,VEC_CODE_LENGTH
        li
        jal clear_cache
                         # restore ra
        move ra,t5
            ra
        j
ENDFRAME(move_exc_code)
** enable int(mask) - enables interrupts - mask is positoned so it only
** needs to be or'ed into the status reg. This also does some other things !!!!
** caution should be used if invoking this while in the middle of a debugging
** session where the client may have nested interrupts.
```

- **
- ** This code will work for both R30xx as well as R4xxx
- **

```
*/
FRAME(enable_int,sp,0,ra)
             t0,client_regs
        la
        lw
              t1,R_SR*4(t0)
         or
              a0,SR_IE
              t1,a0
         or
              t1,R_SR*4(t0)
        SW
        mfc0 t1,C0_SR
        or
             t1,a0
        mtc0 t1,C0_SR
             ra
        j
ENDFRAME(enable_int)
/*
** disable_int(mask) - disable the interrupt - mask is the compliment of
** the bits to be cleared - i.e. to clear ext int 5 the mask would be - 0xffff7fff
**
** This code will work for both R30xx as well as R4xxx
**
*/
FRAME(disable_int,sp,0,ra)
        la
             t0,client regs
              t1,R_SR*4(t0)
        lw
        and t1,a0
              t1,R_SR*4(t0)
        SW
        mfc0 t1,C0_SR
        and t1,a0
        mtc0 t1,C0_SR
        j
             ra
ENDFRAME(disable_int)
/*
** The following sections of code are copied to the vector locations
** - for utlb miss in R30xx;
** - for tlb exception, xtlb exception and cacheerror exception in R4xxx;
** - for general exception in both R30xx and R4xxx
**
** Note that some portions of this code are specific to R4xxx and some to
** R30xx. Please follow the #ifdef and #else carefully!!!
*/
                 noreorder
         .set
         .set
                 noat
                                   # must be set so la does not use at
FRAME(exc_norm_code,sp,0,ra)
                 k0,except_regs
        la
                 AT,R_AT*4(k0)
        sw
                 gp,R_GP*4(k0)
        sw
                 v0,R_V0*4(k0)
        sw
                 v0,NORM_EXCEPT
        li
                 AT,_exception
        la
                 AT
        j
        nop
        ENDFRAME(exc_norm_code)
#ifdef R3000
FRAME(exc_utlb_code,sp,0,ra)
                 k0,except_regs
        la
                 AT,R_AT*4(k0)
         SW
                 gp,R_GP*4(k0)
        sw
                 v0,R_V0*4(k0)
        sw
                 v0,UTLB_EXCEPT
        li
                 AT,_exception
        la
                 AT
        j
```

nop #endif /*R3000 */ #ifdef R4000 FRAME(exc_tlb_code,sp,0,ra) la k0,except_regs AT,R_AT*4(k0) SW gp,R_GP*4(k0) SW v0,R_V0*4(k0) sw li v0,TLB_EXCEPT la AT,_exception j AT nop ENDFRAME(exc_tlb_code) FRAME(exc_xtlb_code,sp,0,ra) k0,except_regs la AT,R_AT*4(k0) SW gp,R_GP*4(k0) sw $v0, R_V0*4(k0)$ sw v0,XTLB_EXCEPT li AT,_exception la AT j nop ENDFRAME(exc xtlb code) FRAME(exc_cache_code,sp,0,ra) k0,except_regs la AT,R_AT*4(k0) sw gp,R_GP*4(k0) sw sw v0,R V0*4(k0) v0,CACHE_EXCEPT li AT,_exception la j AT nop ENDFRAME(exc_cache_code) #endif /* R4000 */ .set reorder /* ** common exception handling code ** Save various registers so we can print informative messages ** for faults (whether in monitor or client mode) ** Reg.(k0) points to the exception register save area. ** If we are in client mode then some of these values will ** have to be copied to the client register save area. ** ** Note that some portions of this code are specific to R4xxx and some to ** R30xx. Please follow the #ifdef and #else carefully!!! */ FRAME(_exception,sp,0,ra) .set noreorder v0,R_EXCTYPE*4(k0) # save exception type SW v1,R_V1*4(k0) SW mfc0 v0,C0_EPC mfc0 v1,C0_SR nop sw v0,R_EPC*4(k0) # save the pc at the time of the exception v1,R SR*4(k0) sw .set noat # get address of client reg save area la AT,client_regs mfc0 v0,C0_BADVADDR mfc0 v1,C0_CAUSE nop v0,R_BADVADDR*4(k0) sw v0,R_BADVADDR*4(AT) SW v1,R_CAUSE*4(k0) SW sw v1,R_CAUSE*4(AT) sp,R_SP*4(k0) sw

```
sp,R_SP*4(AT)
```

SW

```
lw
              v0,user_int_fast
                                 #see if a client wants a shot at it
              a0,R_A0*4(k0)
        sw
              a0.R A0*4(AT)
        sw
              ra,R_RA*4(k0)
         sw
         sw
              ra,R_RA*4(AT)
              sp,fault_stack
                                 # use "fault" stack
        lw
              v0,zero,1f
                                # skip the following if no client
        beq
        nop
         move a0,AT
             v0
        jal
         nop
        la
             k0,except_regs
              AT,client_regs
        la
        beq
              v0,zero,1f
                                # returns false if user did not handle
         nop
              v1,except_regs
        la
        lw
              ra,R_RA*4(v1)
        lw
              AT,R_AT*4(v1)
        lw
              gp,R_GP*4(v1)
#ifdef R4000
              k0,R_EPC*4(v1)
                                            /* required for <u>R4xxx</u> */
        lw
#ifdef
        lw
              v0.R V0*4(v1)
              sp,R_SP*4(v1)
        lw
#ifdef R4000
        mtc0 k0,C0_EPC
                                            /* required for <u>R4xxx</u> */
#endif
        lw
              a0,R_A0*4(v1)
              v1,R_V1*4(v1)
        lw
#ifdef R4000
                                            /* specific to R4xxx */
        eret
#else
        /* following for R30xx */
        j
                 k0
        rfe
#endif
/*
** Save registers if in client mode
** then change mode to prom mode currently k0 is pointing
** exception reg. save area - v0, v1, AT, gp, sp regs were saved
** epc, sr, badvaddr and cause were also saved.
*/
1:
              v0,R_MODE*4(AT)
                                            # get the current op. mode
        lw
              v1,R EXCTYPE*4(k0)
         lw
              v0,R_MODE*4(k0)
                                            # save the current prom mode
         sw
              v1,R_EXCTYPE*4(AT)
         sw
             v1,MODE_MONITOR
        li
                                            # see if it
              v0,v1,nosave
                                            # was in prom mode
        beq
        nop
        li
             v0,MODE_MONITOR
                                            # now in prom mode
         sw
              v0,R_MODE*4(AT)
              v0,R_GP*4(k0)
        lw
        lw
              v1,R_EPC*4(k0)
              v0,R_GP*4(AT)
         sw
              v1.R EPC*4(AT)
         sw
              v0,R_SR*4(k0)
        lw
              v1,R_AT*4(k0)
        lw
              v0,R_SR*4(AT)
         SW
              v1,R AT*4(AT)
        sw
        lw
              v0,R_V0*4(k0)
              v1,R_V1*4(k0)
        lw
              v0,R_V0*4(AT)
         SW
              v1,R_V1*4(AT)
         SW
         sw
              a1,R_A1*4(AT)
              a2,R_A2*4(AT)
         sw
              a3,R_A3*4(AT)
         sw
              t0,R_T0*4(AT)
         SW
```

		EXCEPTION MANA
	sw t1,R_T1*4(AT)	
	sw t2,R_T2*4(AT)	
	sw t3,R_T3*4(AT)	
	sw t4,R_T4*4(AT)	
	sw $t5,R_T5*4(AT)$	
	sw t6,R_T6*4(AT)	
	sw $t7,R_T7*4(AT)$	
	sw $s0,R_S0*4(AT)$	
	sw $s1,R_S1*4(AT)$	
	sw s2,R_S2*4(AT) sw s3,R_S3*4(AT)	
	sw s3,R_83*4(AT) sw s4,R_84*4(AT)	
	$sw s5, R_57 + 4(AT)$	
	$sw s6, R_{6} = 100 (MT)$	
	sw s7,R_S7*4(AT)	
	sw t8,R_T8*4(AT)	
	li v0,0xbababadd	#This reg (k0) is invalid
	sw t9,R_T9*4(AT)	
	sw v0,R_K0*4(AT)	# should be obvious
	sw k1,R_K1*4(AT)	
	sw fp,R_FP*4(AT)	
		<pre>c_regs.sr) & SR_CU1) savefpregs();</pre>
#ifdof	lw v0,status_base f R4000	/* following for R4xxx */
#IIdel	lw v1,R_SR*4(AT)	/* Ionowing for K4XXX */
	nop	
	and v0,v1	
	sll v1,v0,2	# shift SR_CU1 to top bit
	bgez v1,1f	# skip fpu regs if SR_CU1 not set
	nop	
	-	/* end of R4xxx specific code */
#else		/* following for R30xx */
	move v1,AT	
	and v0,SR_CU1	
	beq v0,zero,1f	/* only save fpu regs if present */
	move AT,v1	
	$lw v1, R_SR*4(AT)$	
#endi	and v0,v1	/* and of D20 an asif a code */
#enui	mtc0 v0,C0_SR	/* end of R30xx specific code */
	nop	
	nop	
	nop	
	пор	
	cfc1 v0,\$30	
	cfc1 v1,\$31	
	sw v0,R_FEIR*4(AT)	
	sw v1,R_FCSR*4(AT)	
	swc1 fp0,R_F0*4(AT)	
	swc1 fp1,R_F1*4(AT)	
	swc1 fp2,R_F2*4(AT)	
	swc1 fp3,R_F3*4(AT)	
	swc1 fp4,R_F4*4(AT)	
	swc1 fp5,R_F5*4(AT)	
	swc1 fp6,R_F6*4(AT) swc1 fp7,R_F7*4(AT)	
	swc1 fp8,R_F8*4(AT) swc1 fp8,R_F8*4(AT)	
	swc1 fp9,R F9*4(AT) swc1 fp9,R F9*4(AT)	
	swc1 fp10,R_F10*4(AT)	
	swc1 fp10,R_F10*4(AT)	
	swc1 fp12,R_F12*4(AT)	
	swc1 fp13,R_F13*4(AT)	
	swc1 fp14,R_F14*4(AT)	
	swc1 fp15,R_F15*4(AT)	
	swc1 fp16,R_F16*4(AT)	
	swc1 fp17,R_F17*4(AT)	
	swc1 fp18,R_F18*4(AT)	

	swe1	fp19, R_F19*4 (AT)	
		fp20,R_F20*4(AT)	
		fp21,R_F21*4(AT)	
		fp22,R_F22*4(AT)	
		fp23,R_F23*4(AT)	
		fp24,R_F24*4(AT)	
		fp25,R_F25*4(AT)	
		fp26,R_F26*4(AT)	
		fp27,R_F27*4(AT)	
		fp28,R_F28*4(AT)	
		fp29,R_F29*4(AT)	
		fp30,R_F30*4(AT)	
	swc1	fp31,R_F31*4(AT)	
1:			
	mflo	v0	
	mfhi	v1	
	SW	v0,R_MDLO*4(AT)	
	SW	v1,R_MDHI*4(AT)	
	mfc0	v0,C0_INX	
		v1,C0_RAND	
	mfc0		
	sw	v0.R INX*4(AT)	
		v1,R_RAND*4(AT)	
	SW	, ,	
#:£3_£1	SW	t0,R_PRID*4(AT)	/* D4
#ifdef I			/* R4xxx specific code */
		v0,C0_TLBLO0	
		v1,C0_TLBLO1	
	mfc0		
	SW	v0,R_TLBLO0*4(AT)	
	SW	v1,R_TLBLO1*4(AT)	
	SW	t0,R_TLBHI*4(AT)	
	mfc0	v0,C0_CTXT	
	mfc0	v1,C0_PAGEMASK	
	mfc0	t0,C0_WIRED	
	SW	v0,R_CTXT*4(AT)	
	SW	v1,R_PAGEMASK*4(AT)	
	SW	t0,R_WIRED*4(AT)	
		, _ ,	
	mfc0	v0,C0_COUNT	
		v1,C0 COMPARE	
	mfc0	, =	
	sw	v0,R_COUNT*4(AT)	
	SW	v1,R_COMPARE*4(AT)	
		t0,R_CONFIG*4(AT)	
	SW	(0,K_CONFIG*4(A1)	
	mfall		
	mfc0	, _	
	mfc0	/ =	
	mfc0	, _	
	SW	v0,R_WATCHLO*4(AT)	
	SW	v1,R_WATCHHI*4(AT)	
	SW	t0,R_LLADDR*4(AT)	
	mfc0		
	mfc0	·) - ·	
	mfc0	t0,C0_ERRPC	
	SW	v0,R_ECC*4(AT)	
	SW	v1,R_CACHEERR*4(AT)	
	SW	t0,R_ERRPC*4(AT)	
		/ /	
	mfc0	v0,C0_TAGLO	
	mfc0		
	nop	· _,~~	
	sw	v0,R_TAGLO*4(AT)	
	SW SW	v1,R_TAGHI*4(AT)	/* end of R4xxx specific code *
#else	31	1,A_1A0111 4(A1)	/* R30xx specific code follows
#CISC			/ KJUAA Specific code follows

/ / R30xx specific code follows */

```
v0,C0_TLBLO
        mfc0
                 v1,C0_TLBHI
        mfc0
                 v0,R_TLBLO*4(AT)
        SW
        mfc0
                 v0,C0_CTXT
                 v1,R TLBHI*4(AT)
        SW
        sw
                 v0,R_CTXT*4(AT)
                 v0,C0_PRID
                                           /* check for R3041 */
        mfc0
        nop
                 v0,R_PRID*4(AT)
        sw
        mfc0
                 v0,C0_CONFIG
        nop
                 v0,R_CONFIG*4(AT)
        SW
        lw
                 v0,cputype
                 v1,R41
        li
                 v0,v1,1f
                                            /* its not 3041, so get out */
        bne
        mfc0
                 v1,C0_COUNT
        nop
                 v1,R_COUNT*4(AT)
        SW
        mfc0
                 v0,C0_COMPARE
                 v1,C0 PRID
        mfc0
                 v0,R COMPARE*4(AT)
        SW
                 v1,R_PRID*4(AT)
        sw
1:
#endif
                                           /* end of R30xx specific code */
        .set at
nosave:
        .set reorder
             exception_handler
        ENDFRAME(_exception)
/*
** resume -- resume execution of client code
**
** Note that some portions of this code are specific to R4xxx and some to
** R30xx. Please follow the #ifdef and #else carefully!!!
*/
FRAME(resume,sp,0,ra)
        jal install_sticky
             clr_extern_brk
        jal
             clear remote int
        jal
             noat
        .set
        .set
             noreorder
             AT,client_regs
        la
        # iff ((status_base & client_regs.sr) & SR_CU1) restorefpregs();
        lw
              v0,status_base
#ifdef R4000
                                           /* code specific to R4xxx */
        lw
              v1,R_SR*4(AT)
        nop
        and
              v0,v1
                                           /* XXX shift SR_CU1 to top bit */
        sll v1,v0,2
                                           /* skip fpu regs if clear */
        bgez v1,1f
        nop
        mtc0 v0,C0_SR
        nop
                                           /* end of R4xxx specific code */
        nop
#else
                                           /* R30xx specific code follows */
                 v1.AT
        move
                 v0,SR_CU1
        and
        beq
                 v0.zero.1f
                                           /* only save fpu regs if present */
        move
                 AT,v1
                 v1,R_SR*4(AT)
        lw
        nop
        or
                 v0,v1
        mtc0
                 v0,C0_SR
#endif
                                           /* end of R30xx specific code */
```

lw v1	,R_FCSR*4(AT)	
lwc1	fp0,R_F0*4(AT)	
ctc1	v1,\$31	
lwc1	fp1,R_F1*4(AT)	
lwc1	fp2,R_F2*4(AT)	
lwc1		
lwc1	fp4,R_F4*4(AT)	
lwc1	fp5,R_F5*4(AT)	
lwc1	fp6,R_F6*4(AT)	
lwc1	fp7,R_F7*4(AT)	
lwc1	fp8,R_F8*4(AT)	
lwc1	fp9,R_F9*4(AT)	
lwc1	fp10,R_F10*4(AT)	
lwc1	fp11,R_F11*4(AT)	
lwc1	fp12,R_F12*4(AT)	
lwc1	fp13,R_F13*4(AT)	
lwc1	fp14,R_F14*4(AT)	
lwc1	fp15,R_F15*4(AT)	
lwc1	fp16,R_F16*4(AT)	
lwc1	fp17,R_F17*4(AT)	
lwc1	fp18,R_F18*4(AT)	
lwc1	fp19,R_F19*4(AT)	
lwc1	fp20,R_F20*4(AT)	
lwc1	fp21,R_F21*4(AT)	
lwc1	fp22,R_F22*4(AT)	
lwc1	• / - · /	
lwc1	fp23,R_F23*4(AT) fp24,R_F24*4(AT)	
	fp25,R_F25*4(AT)	
lwc1 lwc1	fp26,R_F26*4(AT)	
lwc1	fp27,R_F27*4(AT)	
	fp28,R_F28*4(AT)	
lwc1 lwc1	fp29,R_F29*4(AT)	
lwc1	fp30,R_F30*4(AT)	
lwc1	fp31,R_F31*4(AT)	
1:	1p51,K_F51*4(A1)	
ı. Iw	a0,R_A0*4(AT)	
lw	$a1,R_A1*4(AT)$	
lw	$a_{R}A_{4}(AT)$	
lw	$a_{3,R}A_{3*4}(AT)$	
lw	t0,R_T0*4(AT)	
lw	t1,R_T1*4(AT)	
lw	$t_{2,R_{T_{2}}}^{(1)}$	
lw		
1 **	t3 R T3* Δ(ΔT)	
lw	t3,R_T3*4(AT) t4 R_T4*4(AT)	
lw lw	t4,R_T4*4(AT)	
lw	t4,R_T4*4(AT) t5,R_T5*4(AT)	
lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT)	
lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT)	
lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT)	
lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT)	
lw lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT)	
lw lw lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT)	
lw lw lw lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s4,R_S4*4(AT)	
lw lw lw lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s4,R_S4*4(AT) s5,R_S5*4(AT)	
lw lw lw lw lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s4,R_S4*4(AT) s5,R_S5*4(AT) s6,R_S6*4(AT)	
lw lw lw lw lw lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s5,R_S5*4(AT) s6,R_S6*4(AT) s7,R_S7*4(AT)	
lw lw lw lw lw lw lw lw lw lw	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s5,R_S5*4(AT) s6,R_S6*4(AT) s7,R_S7*4(AT) t8,R_T8*4(AT)	
<pre>lw lw l</pre>	$t4,R_T4*4(AT) \\t5,R_T5*4(AT) \\t6,R_T6*4(AT) \\t7,R_T7*4(AT) \\s0,R_S0*4(AT) \\s1,R_S1*4(AT) \\s2,R_S2*4(AT) \\s3,R_S3*4(AT) \\s4,R_S4*4(AT) \\s5,R_S5*4(AT) \\s6,R_S6*4(AT) \\s7,R_S7*4(AT) \\t8,R_T8*4(AT) \\t9,R_T9*4(AT) \\t9,R_T9*4(AT) \\t8,R_T9*4(AT) \\t8,R$	
<pre>lw lw l</pre>	$t4,R_T4*4(AT) \\t5,R_T5*4(AT) \\t6,R_T6*4(AT) \\t7,R_T7*4(AT) \\s0,R_S0*4(AT) \\s1,R_S1*4(AT) \\s2,R_S2*4(AT) \\s3,R_S3*4(AT) \\s4,R_S4*4(AT) \\s5,R_S5*4(AT) \\s6,R_S6*4(AT) \\s7,R_S7*4(AT) \\t8,R_T8*4(AT) \\t9,R_T9*4(AT) \\k1,R_K1*4(AT) \\$	
<pre>lw lw l</pre>	$t4,R_T4*4(AT) \\t5,R_T5*4(AT) \\t6,R_T6*4(AT) \\t7,R_T7*4(AT) \\s0,R_S0*4(AT) \\s1,R_S1*4(AT) \\s2,R_S2*4(AT) \\s3,R_S3*4(AT) \\s4,R_S4*4(AT) \\s5,R_S5*4(AT) \\s6,R_S6*4(AT) \\s7,R_S7*4(AT) \\t8,R_T8*4(AT) \\t9,R_T9*4(AT) \\k1,R_K1*4(AT) \\gp,R_GP*4(AT) \\$	
<pre>lw lw l</pre>	$t4,R_T4*4(AT) \\t5,R_T5*4(AT) \\t6,R_T6*4(AT) \\t7,R_T7*4(AT) \\s0,R_S0*4(AT) \\s1,R_S1*4(AT) \\s2,R_S2*4(AT) \\s3,R_S3*4(AT) \\s4,R_S4*4(AT) \\s5,R_S5*4(AT) \\s6,R_S6*4(AT) \\s7,R_S7*4(AT) \\t8,R_T8*4(AT) \\t9,R_T9*4(AT) \\k1,R_K1*4(AT) \\gp,R_GP*4(AT) \\fp,R_FP*4(AT) \\$	
<pre>lw lw l</pre>	$t4,R_T4*4(AT) \\t5,R_T5*4(AT) \\t6,R_T6*4(AT) \\t7,R_T7*4(AT) \\s0,R_S0*4(AT) \\s1,R_S1*4(AT) \\s2,R_S2*4(AT) \\s3,R_S3*4(AT) \\s4,R_S4*4(AT) \\s5,R_S5*4(AT) \\s6,R_S6*4(AT) \\s7,R_S7*4(AT) \\t8,R_T8*4(AT) \\t9,R_T9*4(AT) \\k1,R_K1*4(AT) \\gp,R_GP*4(AT) \\fp,R_FP*4(AT) \\ra,R_RA*4(AT) \\ra,R_RA*4(AT) \\t1,R_K1*4(AT) \\ra,R_K1*4(AT) \\ra,R$	
<pre>lw lw l</pre>	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s4,R_S4*4(AT) s5,R_S5*4(AT) s6,R_S6*4(AT) s7,R_S7*4(AT) t8,R_T8*4(AT) t9,R_T9*4(AT) k1,R_K1*4(AT) gp,R_GP*4(AT) fp,R_FP*4(AT) ra,R_RA*4(AT) v0,R_MDLO*4(AT)	
 lw 	$t4,R_T4*4(AT) \\t5,R_T5*4(AT) \\t6,R_T6*4(AT) \\t7,R_T7*4(AT) \\s0,R_S0*4(AT) \\s1,R_S1*4(AT) \\s2,R_S2*4(AT) \\s3,R_S3*4(AT) \\s4,R_S4*4(AT) \\s5,R_S5*4(AT) \\s5,R_S5*4(AT) \\s6,R_S6*4(AT) \\s7,R_S7*4(AT) \\t8,R_T8*4(AT) \\t9,R_T9*4(AT) \\k1,R_K1*4(AT) \\gp,R_GP*4(AT) \\fp,R_FP*4(AT) \\ra,R_RA*4(AT) \\v0,R_MDLO*4(AT) \\v1,R_MDHI*4(AT) \\$	
<pre>lw lw l</pre>	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s4,R_S4*4(AT) s5,R_S5*4(AT) s6,R_S6*4(AT) s7,R_S7*4(AT) t8,R_T8*4(AT) t9,R_T9*4(AT) k1,R_K1*4(AT) gp,R_GP*4(AT) ra,R_RA*4(AT) v0,R_MDLO*4(AT) v1,R_MDHI*4(AT) v0	
<pre>lw lw l</pre>	$t4,R_T4*4(AT) \\t5,R_T5*4(AT) \\t6,R_T6*4(AT) \\t7,R_T7*4(AT) \\s0,R_S0*4(AT) \\s1,R_S1*4(AT) \\s2,R_S2*4(AT) \\s3,R_S3*4(AT) \\s4,R_S4*4(AT) \\s5,R_S5*4(AT) \\s5,R_S5*4(AT) \\s6,R_S6*4(AT) \\s7,R_S7*4(AT) \\t8,R_T8*4(AT) \\t9,R_T9*4(AT) \\k1,R_K1*4(AT) \\gp,R_GP*4(AT) \\fp,R_FP*4(AT) \\ra,R_RA*4(AT) \\v0,R_MDLO*4(AT) \\v1,R_MDHI*4(AT) \\$	/* R4xx
<pre>lw lw l</pre>	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s4,R_S4*4(AT) s5,R_S5*4(AT) s6,R_S6*4(AT) s7,R_S7*4(AT) t8,R_T8*4(AT) t9,R_T9*4(AT) k1,R_K1*4(AT) gp,R_GP*4(AT) ra,R_RA*4(AT) v0,R_MDLO*4(AT) v1	/* R4xx
<pre>lw lw l</pre>	t4,R_T4*4(AT) t5,R_T5*4(AT) t6,R_T6*4(AT) t7,R_T7*4(AT) s0,R_S0*4(AT) s1,R_S1*4(AT) s2,R_S2*4(AT) s3,R_S3*4(AT) s4,R_S4*4(AT) s5,R_S5*4(AT) s6,R_S6*4(AT) s7,R_S7*4(AT) t8,R_T8*4(AT) t9,R_T9*4(AT) k1,R_K1*4(AT) gp,R_GP*4(AT) ra,R_RA*4(AT) v0,R_MDLO*4(AT) v1,R_MDHI*4(AT) v0	/* R4xx

/* R4xxx specific code follows */

	mtc0 v0,C0_TLBLO0	
	mtc0 v1,C0_TLBLO1	
	lw v0,R_CTXT*4(AT)	
	$lw v1,R_TLBHI*4(AT)$	
	mtc0 v0,C0_CTXT	
	mtc0 v1,C0_TLBHI	
	lw v0,R_PAGEMASK*4(AT)	
	lw v1,R_WIRED*4(AT)	
	mtc0 v0,C0_PAGEMASK	
	mtc0 v1,C0_WIRED	
	, _	
	lw v0,R_INX*4(AT)	
	$lw v1, R_LLADDR*4(AT)$	
	mtc0 v0,C0_INX	
	mtc0 v1,C0_LLADDR	
	lw v0,R_WATCHLO*4(AT)	
	lw v1,R_WATCHHI*4(AT)	
	mtc0 v0,C0_WATCHLO	
	mtc0 v1,C0_WATCHHI	
	lw v0,R_ECC*4(AT)	
	lw v1,R_CACHEERR*4(AT)	
	mtc0 v0,C0_ECC	
	mtc0 v0,c0_ECC mtc0 v1,C0_CACHEERR	
	IIICO VI,CO_CACHEEKK	
	lw v0,R_TAGLO*4(AT)	
	lw v1,R_TAGHI*4(AT)	
	mtc0 v0,C0_TAGLO	
	mtc0 v1,C0_TAGHI	
	lw v0,R_ERRPC*4(AT)	
	nop	
	mtc0 v0,C0_ERRPC	
	lw v0,R_CAUSE*4(AT)	
		/* h h
	mtc0 v0,C0_CAUSE	/* only sw0 and 1 writable */
	move v0,AT	//. • · · · · · · · · · · · · · · · · · ·
	or v1,SR_EXL	/* make sure exception bit is set */
	mtc0 v1,C0_SR	
	li k0,MODE_USER	
	move AT,v0	
	sw k0,R_MODE*4(AT)	/* reset mode */
	$lw k0, R_EPC*4(AT)$	
	$lw v1, R_V1*4(AT)$	
	$\frac{1}{100} \frac{1}{100} \frac{1}$	
	mtc0 k0,C0_EPC	
	ILLU KULULLIU	
	lw v0,R_V0*4(AT)	
	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT)	
	lw v0,R_V0*4(AT)	
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT)	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret lw v0,R_INX*4(AT)	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret lw v0,R_INX*4(AT) lw v1,R_TLBLO*4(AT)	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret lw v0,R_INX*4(AT)	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret lw v0,R_INX*4(AT) lw v1,R_TLBLO*4(AT)	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	-
#else	lw v0,R_V0*4(AT) lw AT,R_AT*4(AT) eret	/* R30xx specific code follows */ /* only sw0 and 1 writable */

```
v1,~(SR_KUC|SR_IEC|SR_PE)
                                                    /* make sure
        and
                                                    we aren't intr */
        mtc0
                 v1,C0 SR
        li
                 k0,MODE_USER
        move
                 AT,v0
                 k0,R_MODE*4(AT)
                                                   /* reset mode */
        SW
                 v1,R_V1*4(AT)
        lw
                 sp,R_SP*4(AT)
k0,R_EPC*4(AT)
        lw
        lw
                 v0,R_V0*4(AT)
        lw
                 AT,R_AT*4(AT)
        lw
                 k0
        j
        rfe
#endif
                                           /* end of R30xx specific code */
        .set reorder
        .set at
        ENDFRAME(resume)
** clear_stat() -- clear status register
** returns current sr
*/
FRAME(clear_stat,sp,0,ra)
        .set noreorder
             v1,status_base
        lw
        mfc0 v0,C0_SR
        mtc0 v1,C0_SR
            ra
        j
        nop
        ENDFRAME(clear_stat)
        .set reorder
/*
** setjmp(jmp_buf) -- save current context for non-local goto's
** return 0
*/
FRAME(setjmp,sp,0,ra)
              ra,JB_PC*4(a0)
        SW
              sp,JB_SP*4(a0)
        SW
              fp,JB_FP*4(a0)
        SW
              s0,JB_S0*4(a0)
        SW
              s1,JB_S1*4(a0)
        sw
              s2,JB_S2*4(a0)
        SW
              s3,JB_S3*4(a0)
        SW
              s4,JB_S4*4(a0)
        SW
              s5,JB_S5*4(a0)
        sw
              s6,JB_S6*4(a0)
        SW
              s7,JB_S7*4(a0)
        SW
        move v0,zero
            ra
        ENDFRAME(setjmp)
/*
** longjmp(jmp_buf, rval)
*/
FRAME(longjmp,sp,0,ra)
             ra,JB_PC*4(a0)
        lw
             sp,JB_SP*4(a0)
        lw
             fp,JB_FP*4(a0)
        lw
             s0,JB S0*4(a0)
        lw
        lw
             s1,JB_S1*4(a0)
              s2,JB_S2*4(a0)
        lw
             s3,JB_S3*4(a0)
        lw
             s4,JB_S4*4(a0)
        lw
        lw
             s5,JB_S5*4(a0)
             s6,JB_S6*4(a0)
        lw
             s7,JB_S7*4(a0)
        lw
        move v0,a1
```

j ra ENDFRAME(longjmp)

INTERRUPTS

The MIPS CPUs are provided with 6 individual hardware interrupt bits, activated by CPU input pins. In the case of the R3081, one pin is used internally by the FPA; in the R4xxx, one pin is used internally by timer interrupt and 2 internal software-controlled interrupt bits. An active level is sensed in each cycle and will cause an exception if enabled. The interrupt enable occurs in the following two parts:

- The global interrupt enable bit in the status register when set to zero, no interrupt exception will occur. The global interrupt enable is usually switched back on by an rfe instruction at the end of an exception routine in the R30xx (different from R4xxx behavior); this means that the interrupt cannot take effect until the CPU has returned from the exception and finished with the EPC register, avoiding undesirable recursion in the interrupt routine. In the R4xxx, while returning from an exception routine (eret instruction), the appropriate ERL/EXL bit in the Status register will be cleared by the processor, depending on whether the exception was an error trap (load PC from ErrorPC) or not (load PC from EPC). The global interrupt enable bit (IE) in the Status register of the R4xxx must be managed by software (disable just before using eret, etc.), especially if handling nested exceptions or interrupts.
- The individual interrupt mask bits, IM, in the status register, one for each interrupt. Setting the bit to 1enables the corresponding interrupt. These are software manipulated to allow system appropriate interrupts. Changes to the individual bits are usually made "under cover," with the global interrupt enable off.

Software Interrupts

This is used as a mechanism for high-priority interrupt routines to flag actions which will be performed by lower-priority interrupt routines, once the system has dealt with all high priority business. As the high-priority processing completes, the software will open up the interrupt mask, and the pending software interrupt will occur.

Pin	SR/Cause Bit Number	Notes
—	8	Software interrupt
_	9	Software interrupt
Int0*	10	
Int1*	11	
Int2*	12	
Int3*	13	Usual choice for FPA in the R30xx. The pin for the interrupt selected for FPA interrupts on an R3081 is effectively a no-connect.
Int4*	14	
Int5*	15	Used for timer in R4xxx. See <i>Compare</i> register in Chapter 3.

 Table 4.2. Interrupt bitfields and interrupt pins

Interrupt processing proper begins after an exception is received and the Type field in *Cause* signals that it was caused by an interrupt. Interrupt bitfields and interrupt pins describes the relationship between *Cause* bits and input pins.

Once the interrupt exception is "recognized" by the CPU, the stages are:

- Consult the *Cause* register IP field, logically-"and" it with the current interrupt masks in the *SR* IM field to obtain a bit-map of active, enabled interrupt requests. There may be more than one, and any of them would have caused the interrupt.
- Select one active, enabled interrupt for attention. The selection can be done simply by using fixed priorities; however, software is free to implement whatever priority mechanism is appropriate for the system.
- Software needs to save the old interrupt mask bits of the SR register, but it is quite likely that the whole *SR* register was saved in the main exception routine.
- Change IM in *SR* to ensure that the current interrupt and all interrupts of equal or lesser priority are inhibited.
- If not already performed by the main exception routine, save the state required for nested exception processing.
- Set the global interrupt enable bit IEc (R30xx) or IE (R4xxx) in *SR* to allow higher-priority interrupts to be processed.
- Call the particular interrupt service routine for the selected, current interrupt.
- On return, disable interrupts again by clearing IEc/IE in *SR*, before returning to the normal exception stream.





CACHES AND CACHE MANAGEMENT

IDT CPUs implement separate on-chip caches for instructions (I-cache) and data (D-cache). In general, hardware functions are provided only for normal operation of the caches; software routines must initialize the cache following system start-up, and to invalidate cache data when required¹.

The R4xxx provides a *cache* instruction which allows direct operations on cache blocks. As a result, the cache management techniques employed for R30xx tend to be significantly different from those for R4xxx. The R4650 also provides a cache-locking feature; the R36100 facilitates cache locking, but uses a different mechanism. Low level software, to be portable across R30xx and R4xxx, must be written with great care and by making use of conditional compiles or CPU identification and differentiation techniques.

Cache holds a copy of memory data that has recently been read or written, so it can be returned quickly to the CPU. In the MIPS architecture accesses in the cache take just one clock, and an I-cache and a D-cache access can occur in parallel.

When a cacheable location is read (a data load):

- It will be returned from the D-cache, if the cache contains the corresponding physical address and the cache line is valid there (called a cache "hit").
- If the data is not found in the D-cache (cache miss), the data is read from external memory. According to the CPU type and how it is set up, it may read one or more words from memory. The data is loaded into the cache and normal operation resumes.

In normal operation, cache miss processing will cause the targeted cache line to "invalidate" the valid data already present in the cache. In the R30xx caches, cache data is never more up-to-date than memory (because the cache is *write-through*, described below), so the previously cached data can be discarded without any trouble.

However, in the R4xxx, two different modes of data cache writing are available, according to the configuration selected for the virtual address. One of the modes, the write-through mode, is similar to that of the R30xx. The other, called the *write-back* mode, does not write the data from data cache to memory until the cache line is replaced. The fact that data in a particular cache line is valid but not written back to the memory is indicated by a bit (w-bit) in the cache line.

When data is loaded from an uncacheable location, it is always obtained from external memory. On an uncacheable load, cache data is neither used nor modified.

When software writes a cached location:

- If the CPU is doing a 32-bit store in a R30xx or a 64-bit store in a R4xxx, the cache is always updated (possibly discarding data from a previously cached location).
- For partial stores, the cache will only be updated if the reference hits in the cache; then data will be extracted from the cache, merged with the store data, and written back.
- If the partial-word store misses in the cache, then the cache is left alone.

^{1.} Note that the R3071 and R3081 do implement a DMA protocol that allows automatic, hardware-based data cache invalidation.

• In all cases in the R30xx and the R4xxx *write-through* mode, the write is also made to main memory. In the R4xxx *write-back* mode, of course, the write to main memeory is postponed until the time of replacement of the cache line during a cache read, or until the user program forces a write using the *cache* instruction.

When the store target is an uncached location the cache is not consulted or modified.




Figure 5.1 Direct mapped cache

R30xx cache characteristics

Both caches in the R30xx are:

- *Physically indexed, physically tagged*: the R30xx CPUs program address (virtual address) is translated to a physical address, just as is used to address real memory, before being used for the cache lookup. The TAG comparison (checking for a hit) is also based on physical addresses.
- *Direct mapped*: Each physical address has only one location in each R30xx cache where it may reside. At each cache index there is only one data item stored this will be just one word in the D-cache but is usually a 4-word *line* for the I-cache (see Figure 5.1). The *tag* is kept next to the data, which stores the memory address for which this data is a copy.

If the tag matches the high-order (higher number) address bits then the cache line contains the data the CPU is looking for; the data is returned and execution continues.

This is a *direct mapped* cache because there is only one tag/data pair at each cache index. More complex caches may have more than one tag field, and compare them simultaneously with the physical address.

A direct-mapped cache is simple, but can suffer from cache thrashing; the CPU will run slowly if a program loop is regularly accessing a pair of locations whose low-order addresses are equal. To avoid this situation, the R30xx family implements relatively large caches and minimizes the probability of reasonable program loops causing thrashing. • *Cache lines*: the line size is the number of data elements stored with each tag. For R30xx family CPUs the I-cache implements a 4-word line size; the D-cache always has 1-word lines.

When a cache miss occurs the whole line must be filled from memory. But it is quite possible to fetch more than a line's worth of data; and R30xx family CPUs can be configured to fetch 4 words of data on a Dcache miss, refilling 4 1-word "lines".

- Write through: the D-cache is write-through, meaning that all store operations result in a store to main memory. This means that all data in the cache is duplicated in main memory, and can therefore be discarded at any time. In particular, when data is being read following a cache miss it can always be stored in the cache without regard for the data which was previously stored at the same index.
- *Partial word write implementations*: when the CPU writes only part of a word, it is essential that any valid cache data should still end up as a duplicate of main memory. One simple approach is to invalidate the cache line and to write only to main memory (the main memory must be byte-addressable). But the R30xx family uses a more efficient strategy:
 - a) if the location being written is present in the cache (cache hit) the cache data is read into the CPU, the partial-word data merged with it, the whole word written back to the cache, and the partial-word written to memory.
 - b) where the write misses in the cache the partial-word write is performed to memory only, and the cache left alone.

Note that this takes an extra clock, so a partial-word write (regardless of whether it hits in the cache) is slower than a whole-word write.

Cache locking

The R36100 allows the data and or instruction caches to be partitioned into 2 or 4 portions, each servicing different regions of the address space. The software designer can then make data and instruction references in such a way as to force them to be placed in differenct partitions of the cache, effectively "locking" them into cache.

Caches can be partitioned by writing to the Cache Configuration register. When the cache is partitioned, different visual addresses map to the same physical memory locations, but are placed in different parts of the cache.

For instance, when the data cache is split in two, virtual addresses 0x8000_0000 through 0x8fff_ffff and 0x9000_0000 through 0x9fff_ffff both map to the physical address 0x0000_0000 through 0x0fff_ffff, but map to different partitions in the cache. Figure 5.2, which follows, illustrates this point.




Figure 5.2 Cache partitioning example (R36100)

For example, by using the address 0x9xxx_xxx to refer to "critical" data, it force s that data into always being mapped to one partition of the cache. In this example, if all other data accesses were made to 0x8xxx_xxx, only the critical data would stay in the data cache. The instruction cache behavior and handling can be inferred analogously.

Cache isolation and swapping in R30xx

In the R30xx, no special instructions are provided to explicitly access the caches; everything is done with load and store instructions.

To distinguish operations for cache management from regular memory references, without having to dedicate a special address region for this purpose, the R30xx architecture provides bits in the *SR* to support cache management:

• The *SR* bit "IsC" will *isolate* the D-cache. In this mode, loads and stores affect only the cache and loads also "hit" regardless of whether the tag matches. With the D-cache isolated a partial-word write will invalidate the appropriate cache line.

Caution: when the D-cache is isolated, not even loads/stores marked by their address or TLB entry as "uncached" will operate normally. One consequence of this is that the cache management routines must not make any data accesses; they are typically written in assembler, using only register variables.

• The CPU provides a mode where the caches are *swapped* (SR "SwC" bit), to allow the I-Cache to be targeted by store instructions; then the D-cache acts as an I-cache, and the I-cache acts as the D-cache. Once the caches are swapped and isolated I-cache entries may be read, written and invalidated (invalidation uses the same partial word write mechanism described above).

Note that cache isolation does not stop uncached instruction fetches from referencing main memory.

The D-cache behaves like an I-cache (provided it was sufficiently initialized to work as a D-cache); however, the I-cache does not behave like a D-cache. It is unlikely that it will ever be useful to have the caches swapped but not isolated.

If software does use a swapped I-cache for word stores (a partial-word store invalidates the line, as before) it must make sure those locations are invalidated before returning to normal operation.

R4600/R4700/R4650/R5000 Cache Characteristics




Figure 5.3 shows a diagram of the Rxxx cache.

Figure 5.3 Two-way set-associative cache

Both caches in the R4xxx are:

- *Two-way set associative*: A *direct mapped* cache with multiple sets of entries (2 in case of R4xxx hence the term *two-way*) is called a *set associative* cache.
- Indexed with virtual address, checked with physical tag: Unlike the R30xx, the R4xxx caches are indexed with low-order bits of the program (virtual) address. In the R4650, since the size of one set of primary caches is 4KB, the virtual index is coincidently the same as the physical index. Having indexed to a particular cache line entry, a hit or a miss is determined by matching the *block number* with the value in the *tag* field for that particular entry (line). The *block number* is formed by the highest bits of physical address.
- *Cache lines*: The line size is the number of data elements stored with each tag. For R4xxx family CPUs both caches the implement a 8-word (32-byte) line size.
- Write-through or Write-back: The I-cache is of course write-through. This means that all store operations result in a store to main memory. The D-cache, however, can be configured to be write-through or writeback on a per page basis during cache initialization. In the write-back mode, the cache line is written back to memory only when forced by the user's code (*cache* instruction) or when it needs to be replaced to make space for data being read from memory. A bit in the tag (W bit) indicates whether or not there is a need to write back (whether cache

line has more updated data than corresponding memory location). After writing back in this mode, the W bit is cleared. The W bit is unaffected in *write through* mode.

• *Cache locking:* (**R4650 only**) This feature allows 4KB of data and/or 4KB of instructions to reside in the appropriate cache without being disturbed by cache refill algorithms. A program can move time critical code or data to set A of the appropriate cache and lock the set. Set A is the only one that can be locked.

At reset, both caches are unlocked. When both sets are invalid, the CPU always selects set A to fill first. So, to lock code into a particular cache, invalidate caches, set appropriate cache lock bits (DL or IL) in the CPO *status* register, and immediately load time-critical code or data into the caches. Entries will be filled even in the locked cache as long as they are marked invalid. Once filled and marked valid, as long as the set is locked, they will not be refilled. The program is free to unlock caches at any time by clearing the appropriate lock bit in the CPO *status* register. Code sample for locking is presented towards the end of this chapter.

• Partial line write implementations: When performing a store, the onchip cache controller must insure that the single tag field continues to describe all 32 bytes of the line. Although the rules used by the onchip cache controller may seem complex, there is no action required of the software engineer.

When the cache is programmed to be in write-through mode, performing a store to a cached address will:

- For a cache hit: update that part of the cache line and also main memory
- For a cache miss: 1) write-allocate cache—the CPU performs a read-modify-write cycle, as follows: does a block read, which fills the cache, and updates the relevant parts of cache line and main memory. 2) cache with no write-allocate—the CPU writes only to the main memory.

When the cache is programmed to be in write-back mode, a store operation that hits in cache updates only the relevant part of the cache line. A miss results in the whole line being brought in and the relevant part of the cache line being updated. In either case, main memory will not be updated until it is time to replace the cache line.

• *Coherency:* Multi-master systems must have a mechanism to maintain data consistency throughout the system. This mechanism is called a cache coherency protocol and is handled with software. The R4600/R4700/R4650 do not provide any hardware cache coherency.

In the IDT R4xxx, these attributes merely control the cacheability and write rules for the virtual addresses. Bits in the TLB control coherency on a per page basis in the R4600/R4700. In the R4650, since there is no TLB, a new CPO register (number 17) called *CAlg* register is handed the task. *CAlg* defines the cache algorithm for each 512 Mb region of the program address space.

• *Processor Synchronization:* Although R4600/R4700/R4650 do not support symmetric multi-processing, synchronization operation to guarantee orderly access to shared memory is important for multi-master and heterogeneous multi-processor systems. Synchronization can be achieved in many ways through software. The most common two techniques are *test-and-set* and *use of a counter*. The R4xxx instructions *Load Linked (LL)* and *Store Conditional (SC)* provide simple and efficient support for processor synchronization using many techniques including the two mentioned above.

Initializing and Sizing the Caches

At machine start-up, the caches are in a random state, so the result of a cached read is unpredictable. In addition, following a reset the R30xx status register SwC and IsC bits are also in a random state, so start-up software should set them to a known state before attempting any load or store (even uncached). In the R4xxx, care must be taken to ensure that the initialization code does what it does for both sets (2-way set-associative caches).

Different members of the R30xx family and the R4xxx family have different cache sizes. Software will be more portable if it dynamically determines the size of the I-cache and D-cache at initialization time, rather than hard-wiring a particular value.

R30xx cache sizing code sample:

A number of algorithms are possible. Shown below is the code contained in IDT/sim for cache sizing in a R30xx. The basic algorithm works as follows:

- isolate the D-cache;
- swap the caches when sizing the I-cache;
- Write a marker into the initial cache entry.
- Start with the smallest permissible cache size.
- Read memory at the location for the current cache size. If it contains the marker, that is the correct size. Otherwise, double the size to try and repeat this step until the marker is found. /*
 - ****** Config_cache() -- determine sizes of i and d caches
 - ** Sizes stored in globals dcache_size and icache_size

*/ This code is R30xx specific only

#define CONFIGFRM ((4*4)+4+4)

		F KIVI ((4*4)+4+4)	
FRA	AME(config_o	cache,sp, CONFIGF	FRM, ra)
	.set	noreorder	
	subu	sp,CONFIGFRM	
	SW	ra,CONFIGFRM	-4(sp)# save return address
	SW	s0,4*4(sp)	# save s0 in first regsave slot
	mfc0	s0,C0_SR	# save SR
	mtc0	zero,C0_SR	# disable interrupts
	.set	reorder	
	jal	_size_cache	
	SW	v0,dcache_size	
	li	v0,SR_SWC	# swap caches
	.set	noreorder	
	mtc0	v0,C0_SR	
	jal	_size_cache	
	nop		
	SW	v0,icache_size	
	mtc0	zero,C0_SR	# swap back caches
	and	s0,~SR_PE	# do not inadvertantly clear PE
	mtc0	s0,C0_SR	# restore SR
	.set	reorder	
	lw	s0,4*4(sp)	# restore s0
	lw	ra,CONFIGFRM	-4(sp)# restore ra
	addu	sp,CONFIGFRM	# pop stack
	j	ra	
	ENDFR	AME(config_cache)
/*			
**	size cache()		

_size_cache()

- ** return size of current data cache */

FRAME(_size_cache,sp,0,ra)

.set noreorder mfc0 t0,C0_SR # save current sr

	nop		
	and	t0,~SR_PE	# do not inadvertently clear PE
	or	v0,t0,SR_ISC	# isolate cache
	mtc0	v0,C0_SR	
	/*		
	* First (check if there is a c	ache there at all
	*/		
	move	v0,zero	
	li	v1,0xa5a5a5a5	# distinctive pattern
	SW	v1,K0BASE	# try to write into cache
	lw	t1,K0BASE	# try to read from cache
	nop		
	mfc0	t2,C0_SR	
	nop		
	.set	reorder	
	and	t2,SR_CM	
	bne	t2,zero,3f	# cache miss, must be no cache
	bne	v1,t1,3f	# data not equal -> no cache
	/*		-
	* Clear	cache size boundri	es to known state.
	*/		
	li	v0,MINCACHE	
1:		,	
	SW	zero,K0BASE(v0))
	sll	v0,1	
	ble	v0,MAXCACHE,	1b
	li	v0,-1	
	SW	v0,K0BASE(zero)	# store marker in cache
	li	v0,MINCACHE	# MIN cache size
2:	lw	v1,K0BASE(v0)	# Look for marker
	bne	v1,zero,3f	# found marker
	sll	v0,1	# cache size * 2
	ble	v0,MAXCACHE,	2b# keep looking
	move	v0,zero	# must be no cache
	.set	noreorder	
3:	mtc0	t0,C0_SR	# restore sr
	j	ra	
	nop		
	ENDFR	AME(_size_cache)	
	.set	reorder	

R4xxx cache sizing code sample:

The R4xxx/R5000 coding is much simpler. Here, the cache sizes can be read from the *config* register, as shown in the following code sample. The R5000 config register also specifies the secondary cache size.

```
#define LEAF(label)FRAME(label,sp,0,ra) /*macro used ahead*/
```

```
/*
* void config_cache()
* Work out size of I, D & S caches, assuming they
         are already initialised.
*/
LEAF(config_cache)
         lw
                  t0,icache_size
         bgtz
                  t0,8f
                                              # already known?
                  v0,ra
         move
         bal
                  _size_cache
         move
                  ra,v0
                  t2,icache_size
         sw
                  t3.dcache size
         SW
                  t6,scache size
         SW
         sw
                  t4,icache_linesize
                  t5,dcache_linesize
         sw
                  t7,scache_linesize
         sw
8:
                  ra
         i
END(config_cache)
/*
* static void _size_cache()
*
* routine to determine cache sizes by looking at R4xxx config
* register. Sizes are returned in registers, as follows:
*
                  icache size
         t2
*
                  dcache size
         t3
*
                  scache size
         t6
*
         t4
                  icache line size
*
         t5
                  dcache line size
*
         t7
                  scache line size
*/
LEAF(_size_cache)
         mfc0
                  t0,C0_CONFIG
         and
                  t1,t0,CFG_ICMASK
                  t1,CFG_ICSHIFT
         srl
         li
                  t2,0x1000
         sll
                  t2,t1
         and
                  t1,t0,CFG_DCMASK
                  t1,CFG_DCSHIFT
         srl
         li
                  t3,0x1000
         sll
                  t3,t1
         li
                  t4,32
         and
                  t1,t0,CFG_IB
                  t1,1f
         bnez
         li
                  t4,16
1:
         li
                  t5,32
         and
                  t1,t0,CFG_DB
         bnez
                  t1,1f
         li
                  t5,16
```

1:

	movo	t6,zero			# do	fault to no sca	cho	
	move				# uc.	launt to no sca	lene	
	move	t7,zero			#			
		(1 (0 CE						
	and					t config regist		
	bnez	t1,1f	# no sca	iche if u	ncached	l/non-coheren	t	
	li	t6,0x100	000	# assu	ime 1Mi	o scache <<-N	OTE	
	and	t1,t0,CF	G_SBMA	ASK				
	srl	t1,CFG_	SBSHIF	Т				
	li	t7,16						
	sll	t7,t1						
1:	i	ra						
END(
		- /						
/* P /0	00 configu	ration regi	stor dofi	nitions	usod ahr	wo*/		
	e CFG_SB		0x00c0			ondary cache l	blook aiz	o */
				0000	/· Secu	inuary cache	DIOCK SIZ	e ./
	e CFG_SB		22	0000	/* D' .	G 1* */		
	e CFG_BE		0x0000			Endian */	• • • • •	
	e CFG_IC		0x0000	00e00	/* Inst	ruction cache	size */	
	e CFG_IC		9					
	e CFG_DO		0x0000)01c0	/* Data	a cache size */		
	e CFG_DO	CSHIFT	6					
#define	e CFG_IB		0x0000	00020	/* Inst	ruction cache	block siz	ze */
#define	e CFG_DE	3	0x0000	00010	/* Data	a cache block :	size */	
#define	e CFG_K0	MASK	0x0000	00007	/* KSF	GO coherency	y algorit	hm */
/*								
* R400	00 primar	y cache mo	de					
*/	-	•						
#define	e CFG C	UNCACH	ED	2				
		NONCOH						
#dofind	CFC C							
		COHERE	NTXCL	4	ļ			
#define	e CFG_C_	COHERE COHERE	NTXCL NTXCLV	4 W 5				
#define	e CFG_C_	COHERE	NTXCL NTXCLV	4				
#define #define	e CFG_C_	COHERE COHERE	NTXCL NTXCLV	4 W 5				
#define #define /*	e CFG_C_ e CFG_C_	COHERE COHERE COHERE	NTXCL NTXCLV	4 W 5				
#define #define /* * R400	e CFG_C_	COHERE COHERE COHERE	NTXCL NTXCLV	4 W 5				
#define #define /* * R400 */	e CFG_C_ e CFG_C_ 00 cache o	COHERE COHERE COHERE	NTXCL NTXCLV NTUPD	4 W 5 6		A #/		
#define #define /* * R400 */ #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In	COHERE COHERE COHERE perations	NTXCL NTXCLV NTUPD	4 W 5		0*/		
#define #define /* * R400 */ #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W	COHERE COHERE COHERE perations validate_I /riteback_1	NTXCL NTXCLN NTUPD	4 W 5 6 0x0	/* 0	0x1 /* 0	1 */	
#define #define /* * R400 */ #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In	COHERE COHERE COHERE perations validate_I /riteback_1 validate_S	NTXCL NTXCLN NTUPD Inv_D I	4 W 5 6		0x1 /* 0 2 */	1 */	
#define #define /* * R400 */ #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In	COHERE COHERE COHERE perations validate_I /riteback_1	NTXCL NTXCLN NTUPD Inv_D I	4 W 5 6 0x0	/* 0	0x1 /* 0 2 */ 0x3 /* 0	1 */ 3 */	
#define #define /* * R400 */ #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W	COHERE COHERE COHERE perations validate_I /riteback_1 validate_S	NTXCL NTXCLN NTUPD (nv_D I (nv_SD	4 W 5 6 0x0	/* 0	0x1 /* 0 2 */		
#define #define /* * R400 */ #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_Lu	COHERE COHERE COHERE perations validate_I vriteback_l validate_S vriteback_l oad_Tag_I	NTXCL NTXCLN NTUPD (nv_D I (nv_SD	4 56 0x0 0x2	/* 0 /* 0	0x1 /* 0 2 */ 0x3 /* 0		
#define #define /* * R400 */ #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_Lo e Index_Lo	COHERE COHERE COHERE perations validate_I vriteback_J validate_S vriteback_J oad_Tag_I oad_Tag_I	NTXCL NTXCLN NTUPD (nv_D I (nv_SD	4 56 0x0 0x2 0x4	/* 0 /* 0 /* 1	0x1 /* 0 2 */ 0x3 /* 0 0 */		
#define #define /* * R400 */ #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La	COHERE COHERE COHERE perations validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_S	NTXCL NTXCLN NTUPD (nv_D I (nv_SD) I	4 W 5 6 0x0 0x2 0x2 0x4 0x5 0x6	/* 0 /* 0 /* 1 /* 1	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */		
#define #define /* * R400 */ #define #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La	COHERE COHERE COHERE perations validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_S oad_Tag_S	NTXCL NTXCLN NTUPD I Inv_D I Inv_SD I I I I I I I I I I I I I I I I I I I	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7	/* 0 /* 0 /* 1 /* 1 /* 1 /* 1	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_La e Index_La e Index_La e Index_La e Index_La	COHERE COHERE COHERE perations validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_S oad_Tag_S ore_Tag_I	NTXCL NTXCLN NTUPD I I Inv_D I I I I I I I I I I I I I I I I I I I	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8	/* 0 /* 0 /* 1 /* 1 /* 1 /* 1 /* 1 /* 2	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_La e Index_La e Index_La e Index_La e Index_La e Index_St e Index_St	COHERE COHERE COHERE COHERE validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S core_Tag_I core_Tag_I	NTXCL NTXCLN NTUPD I I Inv_D I I I I I I I I I I I I I I I I I I I	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9	/* 0 /* 0 /* 1 /* 1 /* 1 /* 1 /* 1 /* 2 /* 2	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_St e Index_St e Index_St	COHERE COHERE COHERE COHERE validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_S oad_Tag_S ore_Tag_I core_Tag_I core_Tag_S	NTXCL NTXCLN NTUPD I I I NV_SD I I I I I I I I I I I I I I I I I I I	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9 0xA	/* 0 /* 0 /* 1 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_St e Index_St e Index_St e Index_St e Index_St	COHERE COHERE COHERE COHERE validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_S oad_Tag_S ore_Tag_I core_Tag_S core_Tag_S core_Tag_S	NTXCL NTXCLN NTUPD I I I NV_SD I I SD SI SD	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB	/* 0 /* 0 /* 1 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 2 /* 2	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St	COHERE COHERE COHERE COHERE validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S ore_Tag_I core_Tag_S ore_Tag_S ore_Tag_S	NTXCL NTXCLN NTUPD NTUPD I I NV_SD I SD D SI SD D	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xD	/* 0 /* 0 /* 1 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 2 /* 2 /* 3	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define #define #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_M e Index_M e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Create_I e Create_I	COHERE COHERE COHERE COHERE validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S ore_Tag_I core_Tag_S core_Tag_S ore_Tag_S Dirty_Exc_ Dirty_Exc_	NTXCL NTXCLN NTUPD NTUPD I I nv_D I I SD SD SD SD	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 0xD 0xF	/* 0 /* 0 /* 1 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */ 3 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define #define #define #define #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Create_I e Create_I e Hit_Inva	COHERE COHERE COHERE COHERE COHERE validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S ore_Tag_I core_Tag_S core_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I	NTXCL NTXCLN NTUPD NTUPD I I (nv_D I (nv_SD) I I SD SD SD () SD () () () () () () () () () () () () ()	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 0xD 0xF x10	/* 0 /* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3 /* 3	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */ 2 */ 3 */ 0 */ 0 */		
#define #define /* * R400 */ #define #define #define #define #define #define #define #define #define #define #define #define #define #define #define #define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Index_St e Create_I e Create_I e Hit_Inva e Hit_Inva	COHERE COHERE COHERE COHERE COHERE validate_I vriteback_l validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S ore_Tag_I core_Tag_I core_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I lidate_D	NTXCL NTXCLN NTUPD NTUPD I I (nv_D I (nv_SD) I I SD) SD ((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11	/* 0 /* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */ 1 */ 3 */ 1 */		
#define #define */ #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_St e Index_	COHERE COHERE COHERE COHERE validate_I validate_I validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oare_Tag_I ore_Tag_I ore_Tag_S ore_Tag_S ore_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I lidate_SI	NTXCL NTXCLN NTUPD NTUPD I I (nv_D I (nv_SD) I I SD (SD ((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12	/* 0 /* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */		
#define #define */ #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_M e Index_M e Index_La e Index_La e Index_La e Index_La e Index_La e Index_La e Index_St e Index_	COHERE COHERE COHERE COHERE validate_I validate_I validate_S vriteback_1 oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oare_Tag_I ore_Tag_S ore_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I lidate_SI lidate_SD	NTXCL NTXCLN NTUPD I Inv_D I SD SI SD SD SD (((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x7 0x8 0x7 0x8 0x7 0x8 0x7 0x8 0x7 0x8 0x10 0x11 0x12 0x13	/* 0 /* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */		
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_L0 e Index	COHERE COHERE COHERE COHERE validate_I validate_I validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oare_Tag_I ore_Tag_I ore_Tag_S ore_Tag_S ore_Tag_S inty_Exc_ lidate_I lidate_SI lidate_SD teback_Inv	NTXCL NTXCLN NTUPD I I nv_D I SD SI SD SD SD SD ((((((((((((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12	/* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */ 3 */ 0 */ 1 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 3 */ 0 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 2 */ 3 */	3*/	
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_S4 e Index_S4 e Index_S4 e Index_S4 e Index_S4 e Create_I e Create_I e Create_I e Hit_Inva e Hit_Inva e Hit_Inva	COHERE COHERE COHERE COHERE validate_I validate_I validate_S vriteback_1 oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oare_Tag_I ore_Tag_S ore_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I lidate_SI lidate_SD	NTXCL NTXCLN NTUPD I I nv_D I inv_SD D SI SD D SD SD ((((((((((((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12 0x13 0x15	/* 0 /* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4 /* 5 0x1	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */ 3 */ 0 */ 1 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 3 */ 0 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 2 */ 3 */		3*/
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_St e Index_St e Index_St e Index_St e Index_St e Create_I e Create_I e Create_I e Hit_Inva e Hit_Inva e Hit_Inva e Hit_Writ e Fill_I	COHERE COHERE COHERE COHERE validate_I validate_S validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oat_Tag_I core_Tag_I Sore_Tag_I Sore_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I lidate_SI lidate_SI teback_Inv	NTXCL NTXCLN NTUPD I I nv_D I SD SI SD SD SD SD ((((((((((((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12 0x13 0x15 /* 5	/* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 3 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 5 0x1 0*/	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 3 */ 7 */	3*/	3*/
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_La e Index_St e Index_	COHERE COHERE COHERE COHERE COHERE validate_I validate_S vriteback_1 validate_S vriteback_1 oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I lidate_S lidate_SI lidate_SI lidate_SD teback_Inv teback_D	NTXCL NTXCLN NTUPD I I (nv_D I (nv_SD) SD) SD) SD) SD (((((((((((((((((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12 0x13 0x15 /* 5 0x19	/* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */ 3 */ 0 */ 1 */ 3 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 3 */ 0 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 2 */ 3 */	3*/	3 */
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_La e Index_St e Index_	COHERE COHERE COHERE COHERE validate_I validate_S validate_S vriteback_l oad_Tag_I oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_I lidate_SI lidate_SD teback_Inv	NTXCL NTXCLN NTUPD I I (nv_D I (nv_SD) SD) SD) SD) SD (((((((((((((((((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12 0x13 0x15 /* 5	/* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 3 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 5 0x1 0*/	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 3 */ 7 */	3*/	3*/
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_La e Index_La e Index_La e Index_La e Index_La e Index_St e Index_	COHERE COHERE COHERE COHERE COHERE validate_I validate_S vriteback_1 validate_S vriteback_1 oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S Dirty_Exc_ Dirty_Exc_ Dirty_Exc_ lidate_S lidate_S lidate_SI lidate_SI lidate_SD teback_Inv teback_SD	NTXCL NTXCLN NTUPD I (nv_D I (nv_SD) SD) SI SD) SD (((((((((((((((((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12 0x13 0x15 /* 5 0x19	/* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 2 */ 3 */ 2 */ 3 */ 2 */ 2 */ 3 */ 2 */ 3 */ 2 */ 2 */ 3 */ 2 */ 2 */ 2 */ 3 */ 2 */	3*/	3 */
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_St e Index_	COHERE COHERE COHERE COHERE COHERE validate_I 'riteback_1 validate_S 'riteback_1 oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S iore_Tag_S oad_Tag_S iore_Tag_S iore_Tag_S Dirty_Exc_ Dirty_Exc_ lidate_S lidate_SI lidate_SI lidate_SI lidate_SI lidate_SD teback_Inv teback_SD teback_I	NTXCL NTXCLN NTUPD I I (nv_D I (nv_SD) SD) SD) SD) SD (((((((((((((((((((4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0x8 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12 0x13 0x15 (* 5 0x19 0x1B	/* 0 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 6 /* 6	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */ 3 */ 1 */ 2 */ 3 */	3*/	3 */
#define #define	e CFG_C_ e CFG_C_ e CFG_C_ 00 cache o e Index_In e Index_W e Index_In e Index_W e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_L4 e Index_St e Index_St e Index_St e Index_St e Create_I e Create_I e Hit_Inva e Hit_Inva e Hit_Inva e Hit_Inva e Hit_Writ e Hit_Writ e Hit_Writ e Hit_Writ e Hit_Writ e Hit_Writ e Hit_Writ e Hit_Writ	COHERE COHERE COHERE COHERE COHERE validate_I validate_S vriteback_1 validate_S vriteback_1 oad_Tag_I oad_Tag_I oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S oad_Tag_S Dirty_Exc_ Dirty_Exc_ Dirty_Exc_ lidate_S lidate_S lidate_SI lidate_SI lidate_SD teback_Inv teback_SD	NTXCL NTXCLN NTUPD I I nv_D I SD SD SD SD SD (((-D -SD 0x14	4 W 5 6 0x0 0x2 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0x9 0xA 0xB 0xD 0xF x10 0x11 0x12 0x13 0x15 (* 5 0x19 0x18 0x18	/* 0 /* 1 /* 1 /* 1 /* 1 /* 2 /* 2 /* 2 /* 2 /* 3 /* 3 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 4 /* 6 /* 6	0x1 /* 0 2 */ 0x3 /* 0 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 2 */ 3 */ 1 */ 2 */ 3 */ 0 */ 1 */ 0 */ 1 */ 2 */ 3 */ 0 */ 1 */ 0 */ 0 */ 1 */ 2 */ 3 */ 0 */	3*/	3 */

Initializing R30xx cache

In a properly initialized cache, every cache entry is either invalid or correctly corresponds to a memory location, and also contains correct parity. Again, the sample code shown is from IDT/sim for **R30xx**. The code works as follows:

- Check that *SR* bit PZ is cleared to zero (1 disables parity; the R3071 and R3081 contain parity bits, and thus PZ=1 could cause the caches to be initialized improperly).
- Isolate the D-cache, swap to access the I-cache.
- For each word of the cache: first write a word value (writing correct tag, data and parity), then write a byte (invalidating the line).

Note that for an I-cache with 4 words per line this is inefficient; it would be enough to write just one byte in the line to invalidate the entry. Unless the system uses the invalidate routine often it doesn't seem worth the trouble.

R30xx cache initialization code:

FRAME	(flush_ca	che,sp,0,ra)		
	lw	t1,icache_size		
	lw	t2,dcache_size		
	.set	noreorder		
	mfc0	t3,C0_SR	# save SR	
	nop			
	and	t3,~SR_PE	# dont inadvertent	ly clear PE
	beq		ache # if no i-cache	
	-			d-cache
	nop			
	li	v0,SR_ISC SR_SV	VC# disable intr, is	
				and swap
	mtc0	v0,C0_SR		
	li	t0,K0BASE		
	.set	reorder		
	or	t1,t0,t1		
1:	sb	zero,0(t0)		
1.	sb	zero,4(t0)		
	sb	zero,8(t0)		
	sb	zero,12(t0)		
	sb	zero,16(t0)		
	sb	zero,20(t0)		
	sb	zero,24(t0)		
	addu	t0,32		
	sb	zero,-4(t0)		
	bne	t0,t1,1b		
	/*	10,11,10		
	,	lata cache		
	*/			
_check_c	•			
_cncck_c	li	v0,SR_ISC	# isolate and swap	hack caches
	.set	noreorder	" isolute und swup	buch cuches
	mtc0	v0,C0_SR		
	nop	v0,00_5K		
	beq	t2,zero,_flush_dom	IA I	
	.set	reorder		
	li	t0,K0BASE		
	or	t1,t0,t2		
1:	sb	zero,0(t0)		
	sb	zero,4(t0)		
	sb	zero,8(t0)		
	sb	zero,12(t0)		
	sb	zero,16(t0)		

sb sb addu sb bne	zero,20(t0) zero,24(t0) t0,32 zero,-4(t0) t0,t1,1b	
.set flush done:	noreorder	
mtc0 .set j	t3,C0_SR reorder ra AME(flush_cache)	# un-isolate, enable interrupts

Initializing R4xxx cache

Here, again, because of the *cache* instruction in the R4xxx, the initialization process is straight forward. All the programmer needs to worry about is picking the correct operation for the *cache* instruction and setting up the proper loops, a task nicely mechanized by the macros provided below.

R4xxx specific cache initialization code:

```
/*
* void flush_cache (void)
*
* Flush and invalidate all caches
*/
LEAF(flush_cache)
         /* secondary cacheops do all the work if present */
                  a2,scache_size
        lw
        blez
                  a2,1f
         lw
                  a3,scache_linesize
                  a0,PHYS_TO_K0(0)
         li
                  a1,a2
         move
        icacheop(a0,a1,a2,a3,Index_Writeback_Inv_SD)
                  2f
        b
1:
        lw
                  a2,icache_size
                  a2,2f
        blez
        lw
                  a3.icache linesize
         li
                  a0,PHYS_TO_K0(0)
         move
                  a1,a2
        icacheop(a0,a1,a2,a3,Index_Invalidate_I)
        lw
                  a2,dcache_size
                  a3.dcache linesize
        lw
        li
                  a0,PHYS_TO_K0(0)
                  a1,a2
        move
        icacheop(a0,a1,a2,a3,Index_Writeback_Inv_D)
2:
        i
                  ra
END(flush_cache)
/* cache operation macros use in code above*/
/*
* first some helpers...
*/
#define _mincache(size, maxsize) \
         bltu
                  size,maxsize,8f;\
         move
                  size,maxsize;
                                    ١
8:
#define _align(tmp, minaddr, maxaddr, linesize) \
```

subu tmp,linesize,1;\

```
١
         not
                  tmp;
                  minaddr,tmp ;
         and
                                     ١
         addu
                  maxaddr,-1;
                                     ١
         and
                  maxaddr,tmp
/* This is a bit of a hack really because it relies on minaddr=a0 */
#define _doop1(op1) \
         cache
                  op1,0(a0)
#define _doop2(op1, op2) \
                  op1,0(a0);
                                     ١
         cache
                  op2,0(a0)
         cache
/* specials for cache initialisation */
#define _doop1lw1(op1) \
                  op1,0(a0);
         cache
                                     ١
         lw
                  zero,0(a0);
                                     ١
         cache
                  op1,0(a0)
#define _doop121(op1,op2) \
                  op1,0(a0);
         cache
                                     ١
                                               ١
         nop;
         cache
                  op2,0(a0);
                                     ١
         nop;
                                               ١
         cache
                  op1,0(a0)
#define _oploopn(minaddr, maxaddr, linesize, tag, ops) \
         .set
                  noreorder;
                                     ١
          _doop##tag##ops ; \
7:
         bne minaddr,maxaddr,7b ;\
                  minaddr,linesize ;\
         addu
                  reorder
         .set
/* Now the actual cachop macros */
#define icacheopn(kva, n, cache_size, cache_linesize, tag, ops) \
          _mincache(n, cache_size);\
         blez
                  n,9f;
                                               ١
         addu
                  n,kva ;
         _align(t1, kva, n, cache_linesize);
         _oploopn(kva, n, cache_linesize, tag, ops) ; \
9:
#define vcacheopn(kva, n, cache_size, cache_linesize, tag, ops) \
         blez
                  n,9f ;
         addu
                  n,kva ;
                                               ١
         _align(t1, kva, n, cache_linesize);
         _oploopn(kva, n, cache_linesize, tag, ops); \
9:
#define icacheop(kva, n, cache_size, cache_linesize, op) \
         icacheopn(kva, n, cache_size, cache_linesize, 1, (op))
#define vcacheop(kva, n, cache_size, cache_linesize, op) \
         vcacheopn(kva, n, cache_size, cache_linesize, 1, (op))
```

Invalidation

Invalidation marks specified cache line(s) as containing no valid references to main memory. Software needs to invalidate:

- the D-cache, when memory contents have been changed by something other than store operations from the CPU. Typically this is performed when some DMA device is reading into memory.
- the I-cache, when instructions have been either written by the CPU or obtained by DMA. The hardware does not prevent the same locations from being used in the I- and D-cache. An update by the processor will not change the I-cache contents.

Note that the system could be constructed to use unmapped accesses to those variables shared with a DMA device; the only difference is in performance. In general, small areas where DMA is frequently compared to CPU activity should be mapped uncached; larger areas where CPU activity predominates should be invalidated by the driver at appropriate points. Keep in mind that invalidating a word of data in the cache is faster (probably 4-7 times) than an uncached load.

To invalidate the cache in the **R30xx**:

- Figure out the address range to invalidate, up to the cache size.
- Isolate the R30xx D-cache. Once it is isolated, the system must insure at all costs against an exception (since the memory interface will be temporarily disabled). Disable interrupts and ensure that software which follows cannot cause a memory access exception;
- to work on the I-cache, swap the caches in the R30xx;
- write a byte value to each cache line in the range;
- (unswap and) unisolate (R30xx only).

The invalidate routine is normally executed with its instructions cacheable. This sounds like a lot of trouble; but in fact shouldn't require any extra steps to run cached. An invalidation routine in uncached space will run 4-10 times slower.

Two code samples follow. First for the R30xxx and the next one for R4xxx.

Again, the example code fragments shown are taken from IDT/sim: $^{\prime\ast}$

** clear_cache(base_addr, byte_count)

- ** flush portion of cache
- ** R30xx specific code */

1:

FRAME(clear_cache,sp,0,ra)

/*		
* flush	instruction cache	
*/		
lw	t1,icache_size	
lw .set	t2,dcache_size noreorder	
mfc0	t3,C0_SR	# save SR
nop and nop	t3,~SR_PE	# dont inadvertently clear PE
nop li mtc0 .set	v0,SR_ISC SR_S v0,C0_SR reorder	SWC# disable intr, isolate and swap
bltu move	t1,a1,1f t1,a1	# cache is smaller than region
addu move	t1,a0 t0,a0	# ending address + 1
sb	zero,0(t0)	
sb	zero,4(t0)	

```
sb
                  zero,8(t0)
         sb
                  zero,12(t0)
         sb
                  zero,16(t0)
         sb
                  zero,20(t0)
         sb
                  zero,24(t0)
         addu
                  t0,32
                  zero,-4(t0)
         sb
         bltu
                  t0,t1,1b
         /*
         * flush data cache
          */
         .set
                  noreorder
         nop
         li
                  v0,SR_ISC
                                     # isolate and swap back caches
         mtc0
                  v0,C0_SR
         nop
         .set
                  reorder
         bltu
                  t2,a1,1f
                                     # cache is smaller than region
         move
                  t2,a1
1:
         addu
                  t2,a0
                                              # ending address + 1
         move
                  t0,a0
1:
                  zero,0(t0)
         sb
         sb
                  zero,4(t0)
         sb
                  zero,8(t0)
         sb
                  zero,12(t0)
                  zero,16(t0)
         sb
                  zero,20(t0)
         sb
                  zero,24(t0)
         sb
         addu
                  t0,32
                  zero,-4(t0)
         sb
         bltu
                  t0,t2,1b
                  noreorder
         .set
         mtc0
                  t3,C0_SR
                                     # un-isolate, enable interrupts
         .set
                  reorder
                  ra
         i
         ENDFRAME(clear_cache)
/* R4xxx code sample...
* void clean_cache (unsigned kva, size_t n)
*
* Writeback and invalidate address range in all caches
*/
LEAF(clean_cache)
         /* secondary cacheops do all the work (if fitted) */
         lw
                  a2,scache_size
                  a2,1f
         blez
         lw
                  a3,scache_linesize
         vcacheop(a0,a1,a2,a3,Hit_Writeback_Inv_SD)
         b
                  2f
1:
         lw
                  a2,icache_size
         blez
                  a2,2f
                  a3,icache_linesize
         lw
         /* save kva & n for subsequent loop */
                  t8,a0
         move
         move
                  t9.a1
         vcacheop(a0,a1,a2,a3,Hit_Invalidate_I)
                  a2,dcache_size
         lw
         lw
                  a3,dcache_linesize
         /* restore kva & n */
                  a0,t8
         move
```

move a1,t9 vcacheop(a0,a1,a2,a3,Hit_Writeback_Inv_D)

2: j ra END(clean_cache)

Locking set A of R4650 caches

As described earlier, one can lock set A (size 4Kb) of D-cache and/or I-cache to store time-critical instructions or data elements for fast access. Cache locking is available in the R4650 only.

An example of locking a data table in D-cache follows:

In the startup code, after initialization of data structures, flushing of caches etc. is done, the user can perform reads through cached addresses to load the data into the data cache, and then set the DL bit in the *status* register to lock set A of the data cache.

Here is a sample code fragment:

1

	.set noreorder	
	jal flush_cache	/* invalidate caches */
	nop	
	la t0, critical_table/* table to lock	k */
	li t1, table_size	/* Size of table in bytes */
	li t2,0	/* read bytes to cache */
l:	lw a0, 0(t0)	
	addiu t2, 4	
	bneq t2, t1, 1b	/* Loop back till done */
	addiu t0, 4	/* bump read address */
	mfc0 a0, C0 SR	/* Get old SR value */
	li a1, SR_DL	/* SR_DL = 0x00100000 */
	or a0, a0, a1	
	mtc0 a0, C0_SR	/* Set Lock bit-Dcache */
	nop	
	nop	
	nop	/* 3 nops:CP0 hazard */

Example: Instruction cache locking

An example of an I-cache locking function follows. For the purposes of this example, assume that the function size is known (when not known, the function size can easily be found by generating a disassembly of the object file).

In the startup code, after initialization of data structures and cache flushing caches is done, the user can perform the *fill* operation in the *cache* instruction to fill the instruction cache with the critical function. Then set the IL bit in the *status* register to lock set A of the instruction cache.

Here is a sample code fragment:

	.set noreorder	
	la t0, 1f	/* Get address of labelÕ */
	li t1, 0xA000000	
	or t0, t0, t0	
	jr t0	/* Uncached from now on*/
	nop	
1:	jal flush_cache	
	nop	
	la t0, func_start_addr /* ad	dr of code to lock*/
	li t1, func_size	/* Critical code size */
	li t2,0	/* words to cache counter*/
2:	cache Fill_I, 0(t0)	/* Fill Operation */
	addiu t2, 4	

```
bneq t2, t1, 1b
                                             /* Loop back till done */
        addiu t0,4
                                             /* bump read address */
        mfc0 a0, C0_SR
                                             /* Get old SR value */
        li
            a1, SR IL
                                             /* SR IL = 0x00080000 */
             a0, a0, a1
        or
        mtc0 a0, C0_SR
                                             /* Set Lock bit-Icache */
        nop
        nop
        nop
        nop
                           /* 5 nops: CP0 hazard */
        nop
     v0, 3f
     v0
nop
```

3: /* Resume execution in mode as linked */

Testing and probing

la jr

During test, debug or when profiling, it may be useful to build a picture of the cache contents.

In the R4xxx, use the cache instruction to read the tag at any index and in any cache (Index Load Tag opcode). The value will be read into the TagLo register. Use the *mfc0* instruction to move the tag value to a general register to properly mask off the 8 low order bits to isolate the tag only. Do this on both sets to create a full picture of the cache.

In the R30xx, software cannot read the tag value directly, but, for a valid line, it can determine the tag value by searching as follows:

- isolate the cache;
- load from the cache line at each possible line start address (low-order bits fixed, high-order bits ranging over physical memory which exists in the system). After each load, consult the CM bit in SR, which will be "0" only when the tag value matches.

Configuration (R3041/71/81 only)

The R3041, R3071, and R3081 processors allow the programmer to make choices about the cache by setting fields in the *Config* register:

Cache refill burst size (R3041/71/81): by default the R3041 refills only 1 word in the D-cache on a cache miss; but software can program it to use 4-word burst reads instead, by setting the *Config* DBR bit. The bit can be changed at any time, without needing to invalidate the cache.

The refill of R3071 and R3081 processors can be configured by hardware at reset-time, but software can override that choice.

This support is provided in the hope of enhancing performance. The proper selection for a given system will depend on both the hardware and the application. Some systems may find an advantage in "toggling" the bit for various portions of the software. In general, the proper burst size selection can be determined as follows:

Burst reads make most sense when the memory is capable of returning a burst of data significantly faster than it can return 4 individual words. Many DRAM systems are like this; most ROM and static RAM memories are not. Similarly, data accessed from narrow memory ports should rarely be configured for a multi-word burst.

If programs tend to access memory sequentially (working up or down a large array, for example) then the burst refill will offer a very useful degree of data prefetch, and performance will be enhanced. If cache

access is more random, the burst refill may actually reduce performance (since it involves overwriting cached data with memory data the program may never use).

As a general rule, the bigger the D-cache, the smaller the penalty for burst refills.

• Bigger I-cache in exchange for smaller D-cache (R3071/81): the R3081 cache can be organized either with both I-cache and D-cache 8Kbytes in size, or with a 16Kbyte I-cache and 4Kbyte D-cache. The configuration is programmed using the AC bit in the *Config* register. After changing the cache configuration both caches should be re-initialized, while running uncached. This means that most systems will not dynamically reconfigure the caches.

For a given system, the best configuration depends on the application. Cache effects are extremely hard to predict, so it is recommended that both configurations be tried and measured, while running as much of the real system as possible.

As a general rule, with large applications, the big I-cache will probably be best. But, if the system spends most of its time manipulating lots of data from tight program loops, the big D-cache may be better.

WRITE BUFFER

The write-through cache (R30xx CPUs) can be a big performance bottleneck. In the average C program, only about 10% of the instructions are stores, but these accesses tend to come in bursts such as when a function prologue saves a few registers.

DRAM memory frequently has the characteristic that the first write of a group takes a long time (typically, 5-10 clocks on these CPUs), and subsequent ones are relatively fast as long as they follow quickly and within the same DRAM page.

If the CPU simply waits for all writes to complete, the performance hit will be significant. So the R30xx provides a *write buffer*, a FIFO store which keeps a number of entries each containing both data to be written, and the address at which to write it. The 4-entry queue provided by R30xx family CPUs is efficient for well-tuned DRAM.

In general, the operation of the write buffer is completely transparent to software. Occasionally, the programmer needs to be aware of what is happening:

- *Timing relations for I/O register accesses*: When software performs a store to write an I/O register, the store reaches memory after a small, but indeterminate, delay. Some consequences are:
 - other communication with the I/O system (e.g. interrupts) may happen more quickly – for example, the CPU may get an interrupt from a device "after" it has been programmed to generate no interrupts.
 - if the I/O device needs some time to recover after a write the program must ensure that the write buffer FIFO is empty before counting out that time period.
 - at the end of interrupt service, when writing to an I/O device to clear the interrupt it is asserting, software must insure that the command is actually written to the device, and that it has had to respond, before re-enabling that interrupt; otherwise, spurious interrupts may be signalled.

In these cases, the programmer must ensure that the CPU waits while the write buffer empties. It is good practice to define a subroutine which does this job; it is traditionally called *wbflush()*. The following subsection provides hints on implementing this function.

Implementing wbflush()

IDT CPUs enforce strict write priority (all pending writes retired to memory before main memory is read). Thus, implementing *wbflush()* is as simple as implementing an uncached load (e.g. from the boot PROM vector). This will stall the CPU until the writes have finished, and the load finished too. Alternately, the overhead can be minimized by performing an uncached load from the fastest memory available in the system.

The code fragment below shows an implementation of wbflush taken from IDT/sim:

/*
** wbflush() flush the write buffer - this is specific for each hardware
**
configuration.
*/
FRAME(wbflush,sp,0,ra)
.set noreorder

lw t0,wbflush#read an uncached memory location j ra nop .set reorder ENDFRAME(wbflush)





MEMORY MANAGEMENT AND THE TRANSLATION LOOKASIDE BUFFER (TLB)

Many IDT processors have on-chip memory management hardware. This provides a mechanism for dynamically translating program addresses in the mapped regions to physical addresses. For most processors, a key piece of hardware is the TLB. The R4650, which does not have a TLB, handles the task of address translation using a simple base-bounds mechanism, which will be described later in this chapter.

Memory is managed on a page basis. In the R30xx, the page size is fixed at 4Kbytes. The low-order 12 bits of the program address are used directly as the low order bits of the physical address.

In the R4600/R4700, the page size is variable. The page size is defined by the setting of a CP0 register called the *PageMask* register. Valid page sizes are: 4 Kb, 16 Kb, 64 Kb, 256 Kb, 1 Mb, 4 Mb, 16 Mb.

The TLB is *associative memory* with 64-entries in the R30xx and 48 odd/ even page entries (total of 96 pages) in the R4600/R4700. Each entry in an associative memory consists of a key field and a data field; when presented with a key, the memory returns the data of any entry where the key matches.

In the current IDT family, the TLB is referred to as "fully-associative"; this emphasizes that all keys are really compared with the input value in parallel.

The TLB's key field contains these main sections:

• *Virtual page number*: (VPN) this is just a program address with some number of the low bits cut off, since the low-order bits don't participate in the translation process. In the R30xx, with its fixed page size of 4 Kb, the VPN is simply program address with the low 12 bits cut off. In the R4600/R4700, VPN is variable because the page sizes are variable.

For example, in the 32-bit mode, for the smallest page size of 4 Kb, the lowest 12 bits of program address are cut off resulting in a 20-bit VPN mapping 1M number of pages. At the other extreme, in the 32-bit mode, for 16 Mb page size, the lowest 24 bits of program address are cut off resulting in a 8-bit VPN mapping 256 pages. In the 64-bit mode, for smallest (4 Kb) sized pages, the VPN is 28-bits long mapping 256 M pages; for largest (16 Mb) sized pages, the VPN is 16-bits and maps 64 K pages.

Note that the actual VPN field in the TLB entries is only 27-bits long and the number stored there is actually VPN divided by 2. This follows the odd / even page concept and is aided in translation by the two CP0 registers, *EntryLo0* and *EntryLo1*, as described later.

• *Address Space Identifier.* (ASID): this is a magic number used to stamp translations, and (optionally) is compared with an extended part of the key.

In multi-tasking systems, it is common to have all user-level tasks executing at the same virtual address (of course they are using different physical addresses); they are said to be using different *address spaces*. So translation records for different tasks will often share the same value of "VPN". Without an ASID, when the OS switches from one task to another, it would have to find and invalidate all TLB translations relating to the old task's address space, to prevent them from being erroneously used for the new one. Instead, the OS assigns a 6-bit (in R30xx) or 8-bit (in R4xxx) unique code to each task's distinct address space. During normal running this code is kept in the ASID field of the *EntryHi* register, and is used together with the program address to form the lookup key; so a translation with an ASID code which doesn't match is quietly ignored.

Since the ASID is only 6/8 bits long, OS software does have to lend a hand if there are ever more than 64/256 address spaces in concurrent use. In such a system, new tasks are assigned new ASIDs until all 64/256 are assigned; at that time, all tasks are flushed of their ASIDs "de-assigned" and the TLB flushed. As each task is reentered, a new ASID is given. Thus, ASID flushing is relatively infrequent.

The TLB data field includes:

- *Physical frame number (PFN)*: the physical address with the low address bits cut off. In an address translation, the VPN bits are replaced by the corresponding PFN bits to form the true physical address.
- *Cache control bit (N) (R30xx only)*: set to 1 to make the page uncacheable and set to 0 for CACHE.
- Coherency attribute bits (C) (R4600/R4700 only): a 3-bit field with following definition of bits:

000 = Cacheable, noncoherent, write-through, no write allocate

- 001 = Cacheable, noncoherent, write-through, write allocate
- 010 = Uncached
- 011 = Cacheable, noncoherent, write-back
- 1xx = Reserved.
- *Write control bit (D)*: set to 1 allows stores to execute. The "D" comes from this being called the "dirty bit." A typical use for these bits is discussed later in the "Simulating dirty bits" section of this chapter .
- *Valid bit (V)*: set to 0 to make this entry usable. Access to an invalid page produces a different trap from a TLB refill exception, so making a page invalid means that unusual or complex conditions can be made to take a different trap, which does not have to be handled by the simple refill code.
- *Global bit (G)*: set to disable the ASID-matching scheme, allowing an OS to map some program addresses to the same physical address for all tasks.

Translating an address is now simple, as follows:

- *CPU generates a program address*: either for an instruction fetch, a load or a store, in one of the translated address regions. The appropriate number of low bits are separated off, and the resulting VPN together with the current value of the ASID field in the EntryHi register used as the key to the TLB.
- *TLB matches key*: selecting the matching entry. The PFN is glued to the low-order bits of the program address to form a complete physical address.
- *Valid*?: the V and D bits are consulted. If it isn't valid, or a store is being attempted with D cleared, the CPU takes a trap. As with all translation traps, the *BadVaddr* register will be filled with the offending program address and TLB registers *Context* and *EntryHi* pre-filled with relevant information. The system software can use these registers to obtain data for exception service.
- *Cached*?: if the N bit (or proper combination of C bits in R4600/ R4700) is set the CPU looks in the cache for a copy of the physical location's data; if it isn't there it will be fetched from memory and a copy left in the cache. Where the N bit is clear (or C bits = 2 in R4600/ R4700) the CPU neither looks in nor refills the cache.

There are only 64 entries in the R30xx's TLB, which can hold translations for a maximum of 256 Kbytes of program addresses. This is far short of enough for most systems. The TLB is almost always going to be used as a software-maintained "cache" for a much larger set of translations in the R30xx.

When a program address lookup in the TLB fails, a *TLB refill* trap is taken. System software has the job of:

- figuring out whether there is a correct translation; if not the trap will be dispatched to the software which handles address errors.
- if there is a correct translation, constructing a TLB entry which will implement it;
- if the TLB is already full (and it almost always is full in running systems), selecting an entry which can be discarded;
- writing the new entry into the TLB.

See below for how this can be tackled; but note here that although special CPU features help out with one particular class of implementations, the software can refill the TLB any way it likes

MEMORY MANAGEMENT AND BASE-BOUNDS

In the R4650, TLB is replaced with a base-bounds mechanism for program-to-physical address translation and with a new *CAlg* register for controlling cache attributes of areas of address space.

The base-bounds mechanism uses two pairs of 32-bit CPO registers: one pair for instructions and the other for data. Each pair contains a Base register and a Bound register. These registers are called IBase/IBound, for instruction address spaces, and DBase/DBound, for data spaces.

When an address is translated, its page number is first compared against the appropriate Bounds register. If the address is recognized as valid, the base register is added to the program address to form the physical address.

Base-bounds can be used to execute multiple user tasks sharing same virtual addresses mapped to separate physical addresses. An OS can support task protection by writing appropriate values to these registers at context switch time.

A *mtc0* instruction can be used to change the contents of base/bound registers and must be executed in unmapped space. Mapped space cannot be entered for 5 instructions following a change to these registers.

MMU REGISTERS

Table 6.1 lists the MMU CPU control registers, and includes a description of each.

Register Mnemonic	Description	CPO Reg #
EntryHi	Together these registers hold a TLB entry. All reads and writes to the TLB must be	10
EntryLo	staged through them. EntryHi also remembers the current ASID (R30xx only)	2
EntryLo0	Same as EntryLo above; but holds PFN for <i>even</i> pages in R4600/R4700 only	2
EntryLo1	Same as EntryLo above; but for <i>odd</i> pages in R4600/R4700 only	3
Index	Determines which TLB entry will be read/written by appropriate instructions	0
Random	Pseudo-random value (actually a free-running counter) used by a <i>tlbwr</i> to write a new TLB entry into a "randomly" selected location.	1
PageMask	Holds comparison mask that sets the variable page size for each TLB entry in $\bf R4600/R4700$ only	5

 Table 6.1 CPU control registers for memory management

Register Mnemonic	Description	CPO Reg #
Wired	Specifies cut-off number for nonreplaceable TLB entries in the R4600/R4700 only	6
Context	Convenience register provided to speed up the processing of TLB refill traps. The high- order bits are read/write; the low-order 21 bits reflect the <i>BadVaddr</i> value. (The register is designed so that, if the system uses the "favored" arrangement of memory-held copies of memory translation records, it will be setup by a TLB refill trap to point to the memory location of the record needed to map the offending address. This speeds up the process of finding the current memory mapping, and arranging EntryHi/Lo properly).	4
Xcontext	Similar to Context above, used for 64-bit address space in R4600/R4700 only	20
IBase	User instruction space address base in R4650 only	0
IBound	Outer limit of User instruction space in R4650 only	1
DBase	User data space address base in R4650 only	2
DBound	Outer limit of User data space in R4650 only	3
CAlg	Cache algorithm for each 512 Mb region of space in R4650 only	

Table 6.1 CPU control registers for memory management

Description of MMU Registers

This subsection contains descriptions of the MMU registers and details about the register fields.

EntryHi, EntryLo (R30xx)

31	12	11	6	5	0
VPN		ASID		0	

EntryHi Register (TLB key fields)

Figure 6.1 EntryHi and EntryLo register fields

31	12	11	10	9	8	7	()
PFN		N	D	V	G		0	

EntryLo Register (TLB data fields)

Figure 6.2 EntryHi and EntryLo register fields

These two registers represent a TLB entry, and are best considered as a pair. Fields in *EntryHi* are:

- *VPN*: "virtual page number", the high-order bits of a program address. On a refill exception this field is set up automatically to match the program address which could not be translated. To write a different TLB entry, or attempt a TLB probe, software must set it up "manually".
- *ASID*: "address space identifier", normally left holding the OS' value for the current address space. This is not changed by exceptions. Most software systems will deliberately write this field only to setup the current address space.

However, software must be careful when using *tlbr* to inspect TLB entries; the operation overwrites the whole of *EntryHi*, so software needs to restore the correct current ASID value afterwards.

The fields in *EntryLo* are:

- *PFN*: the high-order bits of the physical address to which values matching *EntryHi's* VPN will be translated.
- *N*: "noncacheable"; 0 to make the access cacheable, 1 for uncacheable.
- *D*: "dirty", but really a write-enable bit. 1 to allow writes, 0 and any store using this translation will be trapped.
- *V*: "valid", if 0 any address matching this entry will cause an exception.
- *G*: "global". When the G bit in a TLB entry is set, that TLB entry will match solely on the VPN field, regardless of whether the TLB entry's ASID field matches the value in *EntryHi*.
- *Fields called "0"*: these fields always return zero; but unlike many reserved fields, they do not need to be written as zero (nothing happens regardless of the data written). This is important; it means that the memory-resident data which is used to generate *EntryLo* when refilling the TLB can contain some software-interpreted data in these fields, which the TLB hardware will ignore without the need to spend precious CPU cycles masking it.

EntryHi, EntryLo0 EntryLo1(R4600/R4700)




Figure 6.3 R4xxx 64-bit EntryHi register fields

63	30	29	6	5	3	2	1	0
	0	PFN		C		D	V	G

Figure 6.4 R4xxx 64-bit EntryLo0 EntryLo1 register fields

These three registers represent a TLB entry and are best considered as a pair. *EntryLo0* and *EntryLo1* have the same format only the first register refers to even pages and the second to odd pages.

The fields in *EntryHi* are:

- *VPN2*: Virtual page number divided by two (maps to two pages).
- *ASID*: Address space ID field. An 8-bit field that lets multiple processes share the TLB; each process has a distinct mapping of otherwise identical virtual page numbers.
- R: Region. (00 \rightarrow user, 01 \rightarrow supervisor, 11 \rightarrow kernel) used to match vAddr_{63...62}
- Fill: Reserved. Returns zero when read, ignored on writes.
- 0: Reserved. Must be written as zeroes, and returns zeroes when read.

The fields in *EntryLo0/1* are:

- *PFN*: Page frame number; the upper bits of the physical address.
- *C*: Specifies the TLB page coherency attribute; see Table 6.2.
- *D*: Dirty. If this bit is set, the page is marked as dirty and, therefore, writable. This bit is actually a write-protect bit that software can use to prevent alteration of data.
- *V*: Valid. If this bit is set, it indicates that the TLB entry is valid; otherwise, a TLBL or TLBS miss occurs.

- *G*: Global. If this bit is set in both Lo0 and Lo1, then the processor ignores the ASID during TLB lookup.
- *0*: Reserved. Must be written as zeroes, and returns zeroes when read.

The TLB page coherency attribute (C) bits specify whether references to the page should be cached; if cached, the algorithm selects between several coherency attributes. Table 6.2 shows the coherency attributes selected by the C bits.

<i>C</i> (5:3) Value	Page Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Cacheable, noncoherent, write-through, write allocate
2	Uncached
3	Cacheable, noncoherent, write-back
4 - 7	Reserved

Table 6.2 TLB Page Coherency (C) Bit Values

Index (R30xx)

31	30	14	13	8	7	0
Р	×		Index		×	-

Figure 6.5 Fields in the Index register

The "P" field is set when a *tlbp* instruction (tlb probe, used to see if the TLB can translate a particular VPN) failed to find a valid translation; since it is the top bit it appears to make the 32-bit value negative, which is easy to test for.

Index (R4600/R4700)

The *Index* register is a 32-bit, read/write register containing six bits to index an entry in the TLB. The high-order bit of the register shows the success or failure of a TLB Probe (TLBP) instruction.

The *Index* register also specifies the TLB entry affected by TLB Read (TLBR) or TLB Write Index (TLBWI) instructions.

Figure 6.6 shows the format of the *Index* register; , which follows the figure, describes the *Index* register fields.




Figure 6.6 Index Register

Field	Description
Р	Probe failure. Set to 1 when the previous TLBProbe (TLBP) instruction was unsuccessful.
Index	Index to the TLB entry affected by the TLBRead and TLBWrite instructions
0	Reserved. Must be written as zeroes, and returns zeroes when read.

Table 6.3 Index Register Field Descriptions

Random (R30xx)

31	14	13	8	7	0
×		Random		×	
				•	-

Figure 6.7 Fields in the Random register

Most systems never have to read or write the *Random* register, shown as Figure 6.7, "Fields in the Random register", in normal use; but it may be useful for diagnostics. The hardware initializes the *Random* field to its maximum value (63) on reset, and it decrements every clock period until it reaches 8, when it wraps back to 63 and starts again.

Random Register (R4600/R4700)




Figure 6.8 Random Register

Field	Description
Random	TLB random index
0	Reserved. Must be written as zeroes, and returns zeroes when read.

Table 6.4 Random Register Field Descriptions

The *Random* register is a read-only register of which six bits index an entry in the TLB. This register decrements as each instruction executes, and its values range between an upper and a lower bound, as follows:

- A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the *Wired* register).
- An upper bound is set by the total number of TLB entries. Thus the upper bound is 47 (The TLB entries are number from 0 to 47). Only valid instructions are counted .

The *Random* register specifies the entry in the TLB that is affected by the TLB Write Random instruction. The register does not need to be read for this purpose; however, the register is readable for diagnostics.

To simplify testing, the *Random* register is set to the value of the upper bound upon system reset. This register is also set to the upper bound when the *Wired* register is written. Figure 6.8 shows the format of the *Random* register; Table 6.4 describes the *Random* register fields.

PageMask (R4600/R4700 only)

The *PageMask* register is a read/write register used for reading from or writing to the TLB; it holds a comparison mask that sets the variable page size for each TLB entry, as shown in .

TLB read and write operations use this register as either a source or a destination; when virtual addresses are presented for translation into physical address, the corresponding bits in the TLB identify which virtual address bits among bits 24:13 are used in the comparison.

When the *Mask* field is not one of the values shown in , the operation of the TLB is undefined.

	Bit											
Page Size	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3
4 Kbytes	0	0	0	0	0	0	0	0	0	0	0	0
16 Kbytes	0	0	0	0	0	0	0	0	0	0	1	1
64 Kbytes	0	0	0	0	0	0	0	0	1	1	1	1
256 Kbytes	0	0	0	0	0	0	1	1	1	1	1	1
1 Mbyte	0	0	0	0	1	1	1	1	1	1	1	1
4 Mbytes	0	0	1	1	1	1	1	1	1	1	1	1
16 Mbytes	1	1	1	1	1	1	1	1	1	1	1	1

Table 6.5 Mask Field Values for Page Sizes

Wired (R4600/R4700 only)

The *Wired* register is a read/write register that specifies the boundary between the *wired* and *random* entries of the TLB, as shown in Figure 6.9. Wired entries are nonreplaceable entries, which cannot be overwritten by a TLB write random operation. Random entries can be overwritten.




Figure 6.9 Wired Register Boundary

The *Wired* register is set to 0 upon system reset. Writing this register also sets the *Random* register to the value of its upper bound (see *Random* register, above). Figure 6.10 shows the format of the *Wired* register; Table 6.6, which follows the figure, describes the register fields.




Figure 6.10 Wired Register

Field	Description
Wired	TLB Wired boundary (the number of wired TLB entries)
0	Reserved. Must be written as zeroes, and returns zeroes when read.

Table 6.6 Wired Register Field Descriptions

Context



Figure 6.11 Fields in the Context Register of R30xx

63	23	22	4	3	0
PTI	EBase	Bad VPN			0

Figure 6.12 Fields in the Context Register of R4600/R4700

- *PTEBase*: a location which just stores what is put in it. In the "standard" refill handler, this will be the high-order bits of the starting address of a memory-resident page table.
- *Bad VPN*: following an addressing exception this holds the high-order bits of the address; exactly the same as the high-order bits of *BadVaddr*. However, if the system uses the "standard" TLB refill exception handling code the 32-bit value formed by *Context* is directly usable as a pointer to the memory-resident page table, considerably shortening the refill exception code.
- *Fields marked 0*: can be written with any value, but they will always read zero.

XContext (R4600/R4700 only)

The *XContext* register duplicates some of the information provided when 64-bit addressing is enabled in the *BadVAddr* register, and puts it in a form useful for a software TLB exception handler.

The *XContext* register is for use with the XTLB refill handler, which loads TLB entries for references to a 64-bit address space, and is included solely for operating system use. The operating system sets the PTE base field in the register, as needed. Normally, the operating system uses the *XContext* register to address the current page map, which resides in the kernelmapped segment *kseg3*.

Figure 6.13 shows the format of the *XContext* register; Table 6.7, which follows the figure, describes the *XContext* register fields.




Figure 6.13 XContext Register Format

The 27-bit *BadVPN2* field has bits 39:13 of the virtual address that caused the TLB miss; bit 12 is excluded because a single TLB entry maps to an even-odd page pair. For a 4-Kbyte page size, this format may be used directly to address the pair-table of 8-byte PTEs. For other page and PTE sizes, shifting and masking this value produces the appropriate address.

Field	Description
BadVPN2	The <i>Bad Virtual Page Number</i> /2 field is written by hardware on a miss. It contains the VPN of the most recent invalidly translated virtual address.
R	The <i>Region</i> field contains bits 63:62 of the virtual address. $00_2 = user$ $01_2 = supervisor$ $11_2 = kernel.$
PTEBase	The <i>Page Table Entry Base</i> read/write field is normally written with a value that allows the operating system to use the <i>Context</i> register as a pointer into the current PTE array in memory.

 Table 6.7 XContext Register Fields

IBase Register (R4650 only)

The *IBase* register provides the User Instruction address space Base address. Figure 6.14 shows the format of the *IBase* register; Table 6.8, which follows the figure, describes the *IBase* register fields.




Figure 6.14 IBase Register

Field	Description
UIBase	Added to vAddr ₃₁₁₂ for user space to get physical address
0	Reserved. Reads as 0, should be written as 0.

Table 6.8 IBASE Register Fields

IBound (R4650 only)

The *IBound* register provides the User Instruction address space Bound address. Virtual addresses greater than this value cause address error exceptions. Figure 6.15 shows the format of the *IBound* register; Table 6.9, which follows the figure, describes the *IBound* register fields.




Figure 6.15 IBound Register

Field	Description
UIBound	Compared to vAddr ₃₀₁₂ for user space to validate address
0	Reserved. Reads as 0, should be written as 0.

 Table 6.9 IBound Register Fields

DBase (R4650 only)

The *DBase* register provides the User Data address space Base address. Figure 6.16 shows the format of the *DBase* register; Table 6.10, which follows the figure, describes the *DBase* register fields.




Figure 6.16 DBase Register

Field	Description
UDBase	Added to vAddr ₃₁₁₂ for user space to get physical address
0	Reserved. Reads as 0, should be written as 0.

Table 6.10 DBase Register Field

DBound (R4650 only)

The *DBound* register provides the User Data address space Bound. Figure 6.17 shows the format of the *DBound* register; Table 6.11, which follows the figure, describes the *DBound* register fields.




Figure 6.17 DBound Register

Field	Description
UDBound	Compared to $vAddr_{3112}$ for user space to validate address
0	Reserved. Reads as 0, should be written as 0.

Table 6.11 DBound Register Fields

CAlg (R4650 only)

The *CAlg* register is a read-write register that specifies the cache algorithm for each 512MB region of the virtual address space.

CAlg is initialized to 0x22233333 on Reset. Bits 31, 27, 23, 19, 15, 11, 7, and 3 are not implemented, and are reserved for future use. They read as zero and are ignored on write.

Figure 6.18 below shows the format of the *CAlg* register; Table 6.12, which follows the figure, describes the *CAlg* register fields.

	CAlg Register										
31	28 2	7 24	4 23	20 19	16	6 15	12 11	8	7	4 3	0
C7		C6	C5		C4	C3		C2	C1	C0	
4		4	4		4	4		4	4	4	

Figure 6.18 CAlg Register

The Cache algorithms are as follows:

- 0 Cached, non-coherent, write-through, no write-allocate
- 1 Cached, non-coherent, write-through, write-allocate
- 2 Uncached
- 3 Cached, non-coherent, write-back, write-allocate
- 4-15 Reserved

Field	Description
C0	Cache algorithm for 0x00000000 to 0x1FFFFFFF (part of useg/kuseg)
C1	Cache algorithm for 0x20000000 to 0x3FFFFFFF (part of useg/kuseg)
C2	Cache algorithm for 0x40000000 to 0x5FFFFFFF (part of useg/kuseg)
C3	Cache algorithm for 0x60000000 to 0x7FFFFFFF (part of useg/kuseg)
C4	Cache algorithm for 0x80000000 to 0x9FFFFFFF (k seg0)
C5	Cache algorithm for 0xA00000000 to 0xBFFFFFFF (k seg 1)
C6	Cache algorithm for 0xC0000000 to 0xDFFFFFFF (part of kseg2)
C7	Cache algorithm for 0xE0000000 to 0xFFFFFFFF (part of kseg2)

Table 6.12CAlg Register Fields

TLB CONTROL INSTRUCTIONS

The following instructions are not valid for the R4650; however, they are not guaranteed to generate a trap in the R4650 either.

tlbr Read TLB entry at index

tlbwi Write TLB entry at index

The above two instructions move MMU data between the TLB entry selected by the *Index* register and the *EntryHi* and *EntryLo* registers. **tlbwr** *Write TLB entry selected by Random*

copies the contents of *EntryHi & EntryLo* into the TLB entry indexed by the *random* register. This saves time when using the recommended random replacement policy. In practice, *tlbwr* will be

used to write a new TLB entry in a TLB refill exception handler; *tlbwi* will be used anywhere else.

tlbp TLB lookup (probe)

searches (probes) the TLB for an entry whose virtual page number and ASID matches those currently in *EntryHi*, and stores the index of that entry in the *index* register (*index* is set to a negative value if nothing matches). If more than one entry matches, anything might happen. **Note:** *tlbp* does not fetch data from the TLB, and the instruction following a *tlbp* must not be a load or store.

PROGRAMMING TO THE TLB

TLB entries are set up by writing the required fields into *EntryHi* and *EntryLo* and using a *tlbwr* or *tlbwi* instruction to copy that entry into the TLB proper.

When handling a TLB refill exception, *EntryHi* has been set up automatically with the current ASID and the required VPN.

In the R30xx, be careful not to create two entries that will match the same program address/ASID pair. If the TLB contains duplicate entries, an attempt to translate such an address, or probe for it, produces a fatal "TLB shutdown" condition (indicated by the TS bit in *SR* being set). This condition can only be cleared with a hardware reset. The R4xxx does not provide any detection or shutdown for multiple matches. The result is undefined for such a condition.

System software often won't need to read TLB entries at all. But if necessary, software can find the TLB entry matching some particular program address using *tlbp* to setup the *Index* register. Don't forget to save *EntryHi* and restore it afterwards because its ASID field is likely to be important.

Use a *tlbr* to read the TLB entry into *EntryHi* and *EntryLo*.

How refills occur

When a program makes an access to a mapped page for which no translation record is present, the CPU takes a TLB refill exception. The assumption is that system software is maintaining a large number of page translations and is using the TLB as a cache of recently-used translations; so the refill exception will normally be handled by finding a correct translation, installing it, and returning to user code.

To save time on user-program TLB refill exceptions:

- refill exceptions on kuseg program addresses are vectored through a low-memory address used for no other exception; in the R4600/R4700, there are two vectors—one for 32-bit space, the other for 64-bit space
- special exception rules permit the kuseg refill handler to risk a nested TLB refill exception on a kseg2 address.

The problem is that before an exception routine can itself suffer an exception it must first save the previous program state, represented by the *EPC* return address and some *SR* bits. This is helped out in the R30xx by a hardware feature and a software convention:

- a) the KUo, IEo bits in the status register act as a third level of the processor-state stack, so that the CPU state already saved as a result of the kuseg refill exception can be preserved during the nested exception.
- b) The kuseg refill handler copies EPC into the k1 register; the general exception code and kseg2 refill handler are then careful to preserve its value, enabling a clean return.

Using ASIDs

By setting up TLB entries with a particular ASID setting and with the *EntryLo* G bit zero, those entries will only ever match a program address when the CPU's *ASID* register is set the same. This allows software to map up to 64 (R30xx) or 256 (R4xxx) different address spaces simultaneously, without requiring that the OS clear out the TLB on a context change.

In typical usage, new tasks are assigned an "un-initialized" ASID. The first time the task is invoked, it will presumably miss in the TLB, allowing the assignment of an ASID. If the system does run out of new ASIDs, it will flush the TLB and mark all tasks as "new". Thus, as each task is reentered, it will be assigned a new ASID. This sequence is expected to happen infrequently if ever.

The Random register and "wired" entries

The hardware offers no way of finding out which TLB entries have been used most recently. When the system needs to replace a mapping dynamically (using the TLB as a cache) the only practicable strategy is to replace an entry at random. The CPU makes this easy by maintaining the *Random* register, which counts (down) with every processor cycle.

However, it is often useful to have some TLB entries which are guaranteed to stay there unless explicitly removed. These may be useful to map pages which are known to be required very often; they are critical because they allow the system to map pages and *guarantee* that no refill exception will be generated on them.

The stable TLB entries are described as "wired" and on R30xx family CPUs consist of TLB entries 0 through 7. There is nothing special about these entries; the magic is in the *Random* register, which never takes values 0-7 in the R30xx; it cycles directly from 63 down to 8 before reloading with 63. So conventional random replacement leaves TLB entries 0 through 7 unaffected, and entries written there will stay until explicitly removed.

More flexibility is offered in the R4600/R4700 with the help of *Wired* register. Instead of the fixed number of entries (0 through 7) in the R30xx, here you can specify the number of wired entries. If *wired* was set to "x", *random* will cycle through numbers 47 though "x", skipping numbers "x-1" through zero.

Memory translation – setup

The following code fragment initializes the TLB to ensure no match on any kuseg or kseg2 address. This is important, and is preferable to initializing with all "0"'s (which is a kuseg address, and which would cause multiple matches if referenced):

```
LEAF(mips_init_tlb)

mfc0 t0,C0_ENTRYHI # save asid

mtc0 zero,C0_ENTRYLO# tlblo = !valid

# do the above for both EntryLo regs in R4600

li a1,NTLBID<<TLBIDX_SHIFT # index

li a0,KSEG1_BASE # tlbhi = impossible vpn
```

.set noreorder

1: a1.1<<TLBIDX SHIFT subu a0,C0_ENTRYHI mtc0 a1,C0 INDEX mtc0 a1,1b bnez tlbwi **# BDSLOT** .set reorder mtc0 t0,C0 ENTRYHI # restore asid END(mips_init_tlb)

TLB exception sample code

There are two examples provided. The first is written in C, and assumes that the OS provides a low-level handler which saves state, including copying the exception registers into an "xcpcontext" structure, and dispatches through programmable tables to a C routine. Note that the actual bit-field locations inside a set of given registers of the same name in the R30xx and R4600/R4700 are typically different. The following code is generic enough to work on both provided your #defines are correct for the processor of choice.

Basic exception handler

/* install C exception handler for TLB miss exception */
xcption (XCPTTLBMISS, tlbmiss);

... #define VMPGSHIFT12/* convert address to page number */ tlbmiss (int code, struct xcptcontext *xcp) { unsigned pfn = map_virt_to_phys (xcp->vaddr) >> VMPGSHIFT; unsigned vpn = xcp->vaddr >> VMPGSHIFT; unsigned asid = 0; /* write a random tlb (entryhi, entrylo) pair */ /* mark it valid, global, uncached, and not writable/dirty */ r3k tlbwr ((vpn <<TLBHI_VPNSHIFT) | (asid <<TLBHI_PIDSHIFT),

```
(pfn <<TLBLO_PFNSHIFT) | TLB_V | TLB_G | TLB_N);
return 0;
```

}

The macro (or routine) *map_virt_to_phys*() which does the actual work, will be system dependent.

Fast kuseg refill from page table

This routine implements the translation mechanism which the MIPS architects had in mind for user addresses in a Unix-like OS. It relies upon building a page table in memory, for each address space. The page table consists of a linear array of one-word entries, indexed by the VPN, whose format is matched to the bitfields of the *EntryLo* register.

Such a scheme is simple, but has one problem. Since each 4Kbytes of user address space takes 4 bytes of table space, the entire 2Gbyte user space needs a 2Mbyte table (in the R30xx, for example), which is a large chunk of data. Moreover, most user address spaces are used at the bottom (for code and data) and at the top (for a downward growing stack) with a huge gap in between. Inspired by Digital's VAX architecture, the solution that has been adopted is to locate the page table itself in virtual memory, in the kseg2 region, which neatly solves two problems at once:

- saves physical memory, since the unused gap in the middle of the page table will never be referenced.
- provides an easy mechanism for remapping a new user page table when changing context, without having to find enough virtual addresses in the OS to map all the page tables at once.

The MIPS architecture gives positive support to this mechanism in the form of the *Context* register. If the page table starts at a 1Mbyte boundary (since it is in virtual memory, any gap created won't use up physical memory space) and the *Context* PTEBase field is filled with the high-order bits of the page table starting address, then following a user refill exception the *Context* register will contain the address of the entry needed for the refill, with no further calculation.

The resulting routine looks like this:

```
noreorder
         .set
         .set
                  noat
xcpt_vecfastutlb:
        mfc0
                  k1,C0 CONTEXT
                  k0,C0_EPC
                                   # mfc0 delay slot
        mfc0
        lw
                 k1,0(k1)
                                   # may double fault (k0 = orig EPC)
        nop
        mtc0
                 k1,C0_ENTRYLO
        nop
        tlbwr
                 k0
        ir
        rfe
xcpt_endfastutlb:
         .set
                  af
                  reorder
         .set
```

Simulating dirty bits

An operating system providing a page for an application program to use often wants to keep track of whether that page has been modified since the OS last obtained it (perhaps from disc or network) or saved a copy of it. Non-modified pages are cheap to discard, since they can easily be replaced if required.

In OS parlance such modified pages are called "dirty" and the OS must take care of them until the application program exits, or the dirty page saved away to backing store.

To help out with this process it is common for CISC CPUs to maintain a bit in the memory-resident page table indicating that a write operation to the page has occurred.

The MIPS CPU does not directly implement this feature, even in the TLB entries. The "D" bit of the page table (found in the *EntryLo* register) is a write-enable, and is of course used to flag read-only pages.

To simulate "dirty" bits, the OS should mark new pages (in the page table) with D clear. Since the CPU will consider that page "write-protected", a trap will result when the page is first modified; system software can identify this as a legitimate write but use the event to set a "modified" bit in the memory resident tables (it will also want to set the D bit in the TLB entry so that the write can proceed, but since TLB entries are randomly and unpredictably replaced this would be useless as a way of remembering the modified state).

USE OF TLB IN DEBUGGING

In systems which do not require the TLB for normal execution, it still may prove useful during initial system debug. Although its use for this purpose will be system dependent, some general ideas follow:

- To hit a "trap" when software "wanders into the weeds" (e.g. makes mysterious references or instruction fetches from strange memory locations), software can initialize the TLB with only those mappings which correspond to valid program addresses. Thus, a TLB trap will occur in the exact instruction which makes the reference, and full processor state will be visible.
- To identify which task or subroutine is modifying a particular memory location, that location can be "write-protected", generating a trap on store.

The TLB may have one additional consequence in debugging. In a virtual memory OS, the actual physical memory location of a task (or even of portions of the OS) can move around as memory is paged. This can make low-level debugging difficult, since one cannot set a logic analyzer to trap on the right physical address.

To resolve this situation, software can utilize a system specific "NOP" instruction. Recall that updates to the zero register \$0 will be ignored: software can use this fact to generate a specific NOP instruction for the reference in question; the logic analyzer can then be used to search for this particular instruction fetch, correctly identifying the current virtual to physical mapping.

TLB MANAGEMENT UTILITIES

The following routines implement the most common TLB management functions. These code fragments are taken from IDT/sim.

- /* Functions dealing with the TLB. **
 - Use resettlb() defined here and called from excepthand.c
 - ** to initialize tlb.
 - */
- /* **
- idttlb.s fetch the registers associated with and the contents
- ** of the tlb.
- **

*/ #include "iregdef.h" #include "idtcpu.h" #include "idtmon.h"

.text

/*

- ** ret tlblo -- returns the 'entrylo' contents for the TLB
- ** 'c' callable - as ret_tlblo(index) - where index is the
- ** tlb entry to return the lo value for - if called from assembly
- ** language then index should be in register a0.
- */

FRAME(ret_tlblo,sp,0,ra)

.set mfc0	noreorder t0,C0_SR	# save sr
nop and mtc0 mfc0 sll mtc0 nop tlbr nop	t0,~SR_PE zero,C0_SR t1,C0_TLBHI	# dont inadvertantly clear PE # clear interrupts # save pid XSHIFT# position index # write to index register # put tlb entry in entrylo and hi
пор		

mfc0 v0,C0_TLBLO # get the requested entry lo t1,C0_TLBHI mtc0 # restore pid t0,C0_SR # restore status register mtc0 ra i nop ENDFRAME(ret_tlblo) ** ret_tlbhi -- return the tlb entry high content for tlb entry ** index */ FRAME(ret_tlbhi,sp,0,ra) mfc0 t0,C0_SR # save sr nop t0,~SR_PE and zero,C0_SR # disable interrupts mtc0 mfc0 t1,C0 TLBHI # save current pid a0,TLBINX_INXSHIFT# position index sll # drop it in C0 register mtc0 a0,C0_INX nop tlbr # read entry to entry hi/lo nop mfc0 v0,C0 TLBHI # to return value t1,C0_TLBHI # restore current pid mtc0 mtc0 t0,C0_SR # restore sr i ra nop ENDFRAME(ret_tlbhi) /* ****** ret_tlbpid() -- return tlb pid contained in the current entry hi */ FRAME(ret_tlbpid,sp,0,ra) v0,C0_TLBHI mfc0 # fetch tlb high nop v0,TLBHI_PIDMASK# isolate and position and srl v0,TLBHI_PIDSHIFT ra i nop ENDFRAME(ret_tlbpid) /* ** tlbprobe(address, pid) -- probe the tlb to see if address is currently ** mapped ** a0 = vpn - virtual page numbers are 0=0 1=0x1000, 2=0x2000... ** virtual page numbers for the r3000 are in ** entry hi bits 31-12 ** a1 = pid - this is a process id ranging from 0 to 63 ** this process id is shifted left 6 bits and or'ed into the entry hi register ** ** returns an index value (0-63) if successful -1 -f not */ FRAME(tlbprobe,sp,0,ra) mfc0 t0,C0 SR /* fetch status reg */ a0,TLBHI_VPNMASK/* isolate just the vpn */ and and t0,~SR PE /* don't inadvertantly clear pe */ zero,C0_SR mtc0 t1,C0_TLBHI mfc0 a1,TLBHI_PIDSHIFT/* possition the pid */ sll a1,TLBHI_PIDMASK and /* build entry hi value */ a0,a1 or mtc0 a0,C0_TLBHI nop /* do the probe */ tlbp nop mfc0 v1,C0_INX v0,-1 li bltz v1,1f

nop v0,v1,TLBINX_INXSHIFT/* get index positioned for return */ sra 1: mtc0 t1,C0_TLBHI /* restore tlb hi */ mtc0 t0,C0_SR /* restore the status reg */ j ra nop ENDFRAME(tlbprobe) /* ** resettlb(index) Invalidate the TLB entry specified by index */ FRAME(resettlb,sp,0,ra) mfc0 t0,C0_TLBHI # fetch the current hi mfc0 v0,C0_SR # fetch the status reg. li t2,K0BASE&TLBHI_VPNMASK and v0,~SR PE # dont inadvertantly clear PE mtc0 zero,C0_SR t2,C0_TLBHI # set up tlbhi mtc0 zero,C0_TLBLO mtc0 a0,TLBINX_INXSHIFT sll mtc0 a0,C0_INX nop # do actual invalidate tlbwi nop mtc0 t0,C0_TLBHI mtc0 v0,C0_SR i ra nop ENDFRAME(resettlb) /* ** Setup TLB entry ** ** map_tlb(index, tlbhi, phypage) ** a0 = TLB entry index ** a1 = virtual page number and PID ** a2 = physical page*/ FRAME(map_tlb,sp,0,ra) a0,TLBINX_INXSHIFT sll mfc0 v0,C0_SR **#** fetch the current status mfc0 a3,C0_TLBHI # save the current hi v0,~SR_PE # dont inadvertantly clear parity and mtc0 zero,C0_SR a1,C0_TLBHI # set the hi entry mtc0 a2,C0_TLBLO # set the lo entry mtc0 mtc0 a0,C0 INX # load the index nop tlbwi # put the hi/lo in tlb entry indexed nop a3,C0_TLBHI mtc0 # put back the tlb hi reg v0,C0_SR # restore the status register mtc0 ra i nop ENDFRAME(map_tlb) /* ** Set current TLBPID. This assumes PID is positioned correctly in reg. ** a0. */ FRAME(set_tlbpid,sp,0,ra) a0,TLBHI_PIDSHIFT sll a0,C0_TLBHI mtc0

j ra nop .set reorder ENDFRAME(set_tlbpid)





STARTING UP

RESET INITIALIZATION

A CPU reset is almost the same as an exception: *EPC* points to the instruction being executed when reset was detected, and most registers are unchanged. However, reset disrupts normal operation and a register being loaded or a cache location being stored to or refilled at the moment reset occurred may be undefined.

It is possible to use the preservation of state through reset to implement some useful post-mortem debugging, but the system hardware needs to help; the CPU cannot tell whether reset occurred to a running system or from power-up.

The R30xx CPU responds to reset with a jump to program location 0xBFC0 0000 and the R4xxx to location 0xFFFF FFFF BFC0 0000. These correspond to the physical address 0x1FC0 0000 in the unmapped and uncached *kseg1* region (*ckseg1* in 64-bit mode).

Following reset, enough state is defined so that the CPU can execute uncached instructions. Virtually nothing else is defined:

- Only a few state bits are guaranteed in *SR*; the CPU is in kernel mode (KUc = 0), interrupts are disabled (IEc = 0), exceptions will vector through the uncached entry points (BEV = 1); the TS bit is guaranteed in R30xx family CPUs (it will be cleared to 0 if the CPU has MMU hardware ("E" versions), set to 1 for base versions). In the R4xxx, the SR bit is cleared in case of reset and the SR bit is set to 1 in case of soft reset or NMI. The ERL bit is also set to 1 in the R4xxx. In the R30xx, the D-cache may or may not be isolated (ISC = 1), so software cannot rely on data loads and stores working, even to uncached space, without first initializing this field to '0'.
- In the R4xxx, after a reset (and *not* a soft reset), the *Random register* is initialized to the value of its upper bound and the *Wired register* is initialized to 0. Some of the *Config* register bits are initialized from the boot-time mode stream.
- The cache may be in a random, undefined state; so a cached load might return uninitialized cache data without reading memory.
- For R4600/R4700 and R30xx "E" versions, the TLB may be in a random state and *must not be accessed or referenced* until initialized (the hardware has only minimal protection against the possibility that there are duplicate matches in the TLB, and the result will be a TLB shutdown which can be amended only by a further reset).

The traditional start-up sequence is:

• Branch to the main ROM code. The branch represents a very simple test that the CPU is functioning and successfully reading instructions.

Test equipment which can track the addresses of CPU reads and writes will show the CPUs uncached instruction fetches from reset; if the CPU starts up and branches to the right place, then evidence is strong that the CPU is getting mostly-correct data from the ROM.

- Set the status register to some known state. Now software can load and store reliably in uncached space.
- Software will probably have to run without using memory until it has initialized and checked on the integrity of RAM. This will be slow (the CPU is still running uncached from ROM), so it may be desirable to constrain the initialization and check function to the data which the ROM program itself will use.

- The system will probably have to make some contact with the outside world (a console port or diagnostic register) so it can report any problem with the initialization process.
- Software can now assign some stack space and set up enough registers to be able to call a standard C routine.
- Now the caches can be initialized, and the CPU can be used for more strenuous tasks. Some systems can run code from ROM cached, and some can't; the CPU can only cache instructions from a memory which is capable of supplying data in 4-word bursts, and the ROM subsystem may or may not oblige.

The following start-up code for the **R30xx** is taken from IDT/sim:

```
/*
** Copyright 1989 Integrated Device Technology, Inc.
**
         All Rights Reserved
**
** sample initialization (reset) code for the R30xx
*/
#include "excepthdr.h"
#include "iregdef.h"
#include "idtcpu.h"
#include "idtmon.h"
#include "under.h"
      _____
**
         external declarations - defined in the module shown in
**
                                    parenthesis
*_____*/
.extern mem_start,4 /*start loc. for mem test */
.extern mem_end,4 /*end loc. for mem test */
.extern parity_error,4 /* global parity error count (idtglobals.c) */
.extern status_base,4 /* contains value to be loaded into status */
                            /* register on startup */
.extern fp_int_line,4 /* fpu external interrupt line */
.extern fp int num,4 /* fpu external interrupt number */
         .text
FRAME(start,sp,0,ra)
                  noreorder
         .set
                  v0.SR PE|SR CU1# enable coproc 1 clear parity error and set
         li
                  v0,C0_SR
                                    # state unknown on reset
         mtc0
                  zero,C0_CAUSE # clear software interrupts
         mtc0
    # check to see if R3041
                  t0, CO PRID
         mfc0
         nop
                  t2, 0x00000700
         li
                                    # R3041 has rev no 0x00000700
         bne
                  t0, t2,not41
         # R3041 specific initialization code here
         # load appropriate values in busctrl and portsize registers.
         # disable coprocessor 1
                  commcod
         i
not41:
         # check to see if R3081
         li
                  t3.0xaaaa5555
                  t3, $f0
                                    #put 0xaaaa5555 in f0
         mtc1
         mtc1
                  zero, $f1 # 0 in f1
         mfc1
                  t0, $f0
         mfc1
                  t4, $f1
                                    # read registers back
                  t0, t3, its51# no FPA, must be 3051(52)
         bne
                  t4, zer0, its51 # no FPA, must be 3051(52)
         bne
```

	j j	1 specific initialization code here commcod
its51:		
	# R305	1 specific initialization here
	# disab	le coprocessor 1
comm		1
	# code	common to all processors
	li	v0,K1BASE # verify that ram can be accessed
	li	t0,0xaaaa5555
	SW	t0,0(v0)
	SW	zero,4(v0)# put a different pattern on bus
	lw	t1,0(v0)
	nop	
	beq	t1,t0,2f # is memory accessable
		ccessable, hang here, no point in proceeding */
1:	nop	
	b	1b
	nop	
.	1:	t0 1
2:	li	t0,-1 t0 8(::0)
	SW	t0,8(v0) zero,4(v0)
	sw lw	zero,4(v0) t1,8(v0)
	nop	(1,8(10)
	bne	t0,t1,1b
	nop	10,11,110
	.set	reorder
	SW.	zero,parity_error# clear parity error count
	jal	initmem # initializes sp
	jal	initialize # initialize memory and tlb
	j	yourcode
ENDE	RAME(sta	e de la construcción de la constru
/* ** ini(** clea		nfig and init cache, clear prom bss
/* ** init ** cle: */ #defin	ars memor ne INITME (initmer la la .set sw	nfig and init cache, clear prom bss ry between PROM_STACK-0x2000 and PROM_STACK-4 inclusi CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */
/* ** init ** cles */ #defin FRAM	ars memor ne INITME (initmer la la .set sw bltu	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b
/* ** init ** cles */ #defin FRAM	ars memor ne INITME (initmer la la .set sw	nfig and init cache, clear prom bss ry between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */
/* ** cle: */ #defin FRAM 1: /*	ars memor ne INITME IE (initmer la la .set sw bltu add	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4
/* ** cle: */ #defin FRAN 1: /*	ars memor ne INITME IE (initmer la la .set sw bltu add	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b
/* ** cle: */ #defin FRAM 1: /*	ars memor ne INITME (initmer la la .set sw bltu add Initiali	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack
/* ** cle: */ #defin FRAN 1: /*	ars memor ne INITME (initmer la la .set sw bltu add Initialit add	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */
/* ** cle: */ #defin FRAN 1: /*	ars memor ne INITME (initmer la la .set sw bltu add Initiali add sw	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start
/* ** cle: */ #defin FRAN 1: /*	ars memor ne INITME (initmer la la .set sw bltu add Initiali add sw sub	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4)
/* ** cle: */ #defin FRAN 1: /*	ars memor ne INITME (initmen la la .set sw bltu add Initiali add sw sub sw	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus CMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */
/* ** cle: */ #defin FRAN 1: /*	ars memor ne INITME (initmer la la .set sw bltu add Initiali add sw sub sw sub	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */
/* ** cle: */ #defin FRAN 1: /* **	ars memor ne INITME (initmer la la .set sw bltu add Initiali add sw sub sw sub sw subu subu	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */ sp,INITMEMFRM
/* ** cle: */ #defin FRAN 1: /*	ars memor ne INITME (initmer la la .set sw bltu add Initiali add sw sub sw sub sw subu sw subu sw	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */ sp,INITMEMFRM zero,0(v0)
/* ** cle: */ #defin FRAN 1: /* **	ars memor ne INITME (initmer la la .set sw bltu add Initiali add sw sub sw subu sw subu sw bltu	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */ sp,INITMEMFRM zero,0(v0) v0,v1,1b
/* ** cle: */ #defin FRAN 1: /* **	ars memor ne INITME (initmen la la .set sw bltu add Initiali add sw sub sw subu sw subu sw bltu add	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */ sp,INITMEMFRM zero,0(v0) v0,v1,1b v0,4
/* ** cle: */ #defin FRAN 1: /* **	ars memor ne INITME (initmer la la .set sw bltu add sw sub sw subu sw subu sw bltu add sw subu sw	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclus EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */ sp,INITMEMFRM zero,0(v0) v0,v1,1b
/* ** cle: */ #defin FRAN 1: /* **	ars memor ne INITME (initmen la la .set sw bltu add Initiali add sw sub sw subu sw subu sw bltu add	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclusi EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */ sp,INITMEMFRM zero,0(v0) v0,v1,1b v0,4 ra,INITMEMFRM-4(sp)
/* ** cle: */ #defin FRAN 1: /* **	ars memor ne INITME (initmer la la .set sw bltu add sw sub sw subu sw subu sw bltu add sw subu sw	nfig and init cache, clear prom bss y between PROM_STACK-0x2000 and PROM_STACK-4 inclusi EMFRM ((4*4)+4) n,sp, INITMEMFRM, ra) v0,_fbss # clear bss v1,end # end of bss noreorder zero,0(v0)/* clear bss */ v0,v1,1b v0,4 ze stack v1,v0,P_STACKSIZE/* end of prom stack */ v1,mem_start v1,v1,(4*4) v1,fault_stack /* top of fault stack */ sp,v1,P_STACKSIZE/4/* monitor stack top */ sp,INITMEMFRM zero,0(v0) v0,v1,1b v0,4 ra,INITMEMFRM-4(sp)

```
ra,INITMEMFRM-4(sp)
        lw
        addu
                 sp,INITMEMFRM
                 ra
        i
ENDFRAME(initmem)
/*
** initialize -- initializes memory and tlb
*/
#define INITFRM ((4*4)+4)
FRAME(initialize, sp, INITFRM, ra)
        subu
                sp,INITFRM
                 ra,INITFRM-4(sp)
        SW
                 init_io
                                           /* initialize io */
        jal
        jal
                 init_memory
                                  /* initialize memory and tlb */
                 ra,INITFRM-4(sp)
        lw
                 sp,INITFRM
        addu
        i
                 ra
ENDFRAME(initialize)
```

The following start-up code for the **R40xx** is taken from IDT/sim:

```
/*
** Copyright 1993, 1995 Integrated Device Technology, Inc.
**
         All Rights Reserved
**
** sample initialization (reset) code for the R4xxx
*/
#include "excepthdr.h"
#include "iregdef.h"
#include "idtcpu.h"
#include "idtmon.h"
#include "under.h"
/*_____
** external declarations - defined in the module shown in
** parenthesis
*____
     -----*/
.extern mem_start,4 /*start loc. for mem test (idtglobals.c) */
.extern mem_end,4 /*end loc. for mem test (idtglobals.c) */
.extern user_int_fast,4 /* pointer to user fast int rt (idtglobals.c)*/
.extern user_int_normal,4 /* pointer to user normal int rt.(idtglobals.c) */
.extern parity_error,4 /* global parity error count (idtglobals.c) */
.extern debug_mode,4 /* remode debugger flag (idtglobals.c) */
.extern idb,4
                  /* idtc remode debugger flag (idbdebug.c) */
.extern idb_remote,4 /* remode file access flag (idbdebug.c) */
.extern status_base,4 /* contains value to be loaded into status */
                           /* register on startup (idtglobals.c) */
                  /* this is defined by the linker */
.extern fbss,4
.extern end,4
                  /* this is defined by the linker */
.extern cputype,4 /* types #defined in ../COMMON/c_asm/idtglobals.c */
        .text
/*_____
** prom entry point table
             */
FRAME(start,sp,0,ra)
         .globl
                 ___start
  start:
idtstart:
                 noreorder
         .set
                 v0,SR_CU1|SR_DE# first clear ERL & enable FPA
        li
        mtc0
                 v0,C0_SR
                                            # state unknown on reset
                 zero,C0_CAUSE
                                            # clear software ints
        mtc0
                 v0,CFG_C_NONCOHERENT# init default cache mode
        li
        mtc0
                 v0,C0_CONFIG
```

nop nop /* the memory system may need up to 120us to start up... */ li v0,128 v0,zero,1b bne subu v0,1 #if defined(P4000_RAM)

1:

/* copy .text section to RAM location */ .set noreorder v0, _ftext la la v1, etext t0, 0xbfc00000 li or t0,v0 addiu v0,-4 1: lw t2,0(t0) addiu v0,4 t2,0(v0) \mathbf{sw} blt v0,v1,1b addiu t0,4 v0,1f la la v1, ftext v0,v0,v1 or /* Shoot from RAM location */ jr v0 nop 1: .set reorder #endif li v0,K1BASE # verify that ram can be accessed t0,0xaaaa5555 li t0,0(v0) SW zero,M_BUSWIDTH(v0)#different pattern on bus sw lw t1,0(v0) nop

/* ~256us */

BDSLOT

- t1,t0,2f # is memory accessable beq
- nop

/* memory not accessable */ 1: 1b

- b nop
- 2: li t0,-1 t0,M_BUSWIDTH*2(v0) sw zero,M_BUSWIDTH(v0) sw t1,M_BUSWIDTH*2(v0) lw nop bne t0,t1,1b nop .set reorder jal _init_cache # lowlevel board initialisation # initializes sp jal initmem zero,parity_error# clear parity error count sw jal init dev tab # moves device table to RAM initialize jal init_cmd_tab # moves command table to RAM jal jal clear_brkpts jal main promexit

ENDFRAME(start)

- /*
- ** prominit -- reinitialize monitor command entry pt
- */
- FRAME(prominit,sp,0,ra)

	.set li	noreorder v0,SR_CU1 SR_DE# first clear ERL and enable FPA # not proper, but fixes init command on # ORION					
	mtc0 mtc0 .set	zero,C0_CAUSE v0,C0_SR reorder	# clear software interrupts				
	jal	_init_cache # lowl	evel board initialisation				
FNDFR	jal jal jal jal jal j AME(pro	initmem init_dev_tab initialize init_cmd_tab clear_brkpts main promexit yminit)	# initmem initializes sp # should not get here				
/* ** pron	_	,					
** ** clien ** It ass ** The ** 0xa0	t program sumes tha normal ar 010000. T	t the proms bss area rea for the prom bss	to reenter the prom monitor a has not been trashed. s area is 0xa0000100 to initialized so no restraints				
	E(promexi .set lw mtc0 mtc0 .set	noreorder v0,status_base zero,C0_CAUSE v0,C0_SR reorder	# clear software interrupts # back to a known sr				
	DISPLA sw sw li la sreg la	Y('E','X','I','T') zero,user_int_fast zero,user_int_nor v0,MODE_MONI v1,client_regs v0,R_MODE*R_5 v1,end	mal TOR SZ(v1) # end of bss				
	addu and sw subu	v1,~7 v1,fault_stack	IZE-(4*4)+7 /*end prom stack */ /* rounded up to 8 byte boundary */ /* top of fault stack */ IZE/4/* monitor stack top */				
1.	jal jal jal la jr	config_cache flush_cache move_exc_code v0,1f # switch v0	# determine cache sizes # flush cache to cached space if so linked				
1:	jal	v0,idb v0,zero,1f init_io XY('P','R','O','M') main					
1:	li j	a0,0 promexit	# should not get here				
	jal AME(pro	reenter_idb omexit)					
/*							

- ** initmem -- config and init cache, clear prom bss ** clears memory between PROM_STACK-0x2000 and PROM_STACK-4 inclusive */
- #define INITMEMFRM (((4*4)+8)

FRAME	E(initmen	ı,sp, INITMEMFR	
	la	v0,_fbss # clear	
	la	v1,end	# end of bss
	aat	noncondon	
1:	.set sw	noreorder zero,0(v0)/* clear	bes */
1.	sw bltu	v0,v1,1b	055 7
	addu	v0,v1,10 v0,4	
	auuu	v0, 1	
	/* Get n	nemory limit from	given sn */
	and	v0,sp,K0SIZE-1	8
	SW	v0,mem_size	
	addu	v0,-4	
	or	v0,K1BASE	
	SW	v0,mem_end	
/*		_	
**	Initializ	e stack	
*/			
	addu		SIZE+7/* end of prom stack */
	and	v1,~7	/* rounded up to 8 byte boundary */
	sw subu	v1,mem_start v1,v1,(4*4)	
	subu sw	v1,v1,(4,4) v1,fault_stack	/* top of fault stack */
	subu		SIZE/4/* monitor stack top */
	subu	sp, INITMEMFR	
1:	SW	zero,0(v0)	
	bltu	v0,v1,1b	
	addu	v0,4	
/*		,	
**	check to	o see if an fpu is rea	lly plugged in
*/			
	SW	ra,INITMEMFR	M-4(sp)
		0. D. 4600	
	li	v0,R4600	#default = R4600(Orion)
	60		
	mfc0	t0,C0_PRID	
	nop nop		
	andi	t0,0xff0	
	li	t1,0x00000440	# R4400 ?
	bne	t0,t1,no44	
	nop		
	•		
	li	v0,R4400	# it is 4400
	j	st_typ	
	nop		
no44:	6.0		
	mfc0	t0,C0_PRID	
	nop		
	nop andi	t0,0xff00	
	li	t1,0x00002200#40	(50.9
	bne	t0,t1,st_typ#must	
	nop	to,ti,st_typ#indst	
	li	v0,R4650#its R46	550
st_typ:			
- • •	SW	v0,cputype	
#ifndef]			
	mfc0	t2,C0_SR	
	nop	(A (ID))	
	li	t3,SR_CU1	
	or mtc0	t3,t2,t3	
#else	mtc0	t3,C0_SR	
TUSC			

7-7

```
/*
         In P3, we need to set FR bit in SR so we can do
         lwc1/swc1 a0,fp1 without exception */
         mfc0
                 t2,C0_SR
         nop
        li
                 t3,SR_CU1|SR_FR
         or
                 t2,t2,t3
        mtc0
                 t2,C0_SR
#endif
        li
                 t3,0xaaaa5555# put a's and 5's in t3
                                   # put 0xaaaa5555 in f0
         mtc1
                 t3,fp0
        nop
        mtc1
                 zero,fp2 # put zero in f1
         nop
                 t0,fp0
         mfc1
         nop
         mfc1
                 t1,fp2
         nop
                 t0,t3,1f # br if fpu
         beq
         nop
                 t1,zero,1f# br if fpu
         beq
         nop
         li
                 t3,~SR_CU1# set fpu unusable
         and
                 t2,t3
1:
                 t2,status base
         SW
                 t2,C0_SR
         mtc0
         nop
         nop
                 reorder
         .set
        la
                 v1,client_regs
                 v0,MODE_MONITOR
        li
                 v0,R_MODE*R_SZ(v1)
         sreg
         DISPLAY('C','F','C','H') /* UK */
#ifndef P3
         jal init_tlb
#endif
        jal
                                   /* determine cache sizes */
                 config_cache
        jal
                 flush cache
                                   /* flush cache */
                 ra,INITMEMFRM-4(sp)
         lw
         addu
                 sp,INITMEMFRM
                 ra
ENDFRAME(initmem)
/*
** initialize -- initialize prom state
*/
#define INITFRM ((4*4)+8)
FRAME(initialize, sp, INITFRM, ra)
                 sp,INITFRM
         subu
                 ra,INITFRM-4(sp)
         SW
        jal
                 move_exc_code
                 init_io
                                            /* initialize io */
         jal
         li
                  v0,MODE MONITOR
                 v1,client_regs
         la
                 v0,R_MODE*R_SZ(v1)
         sreg
                 zero,user_int_fast
         SW
                 zero,user int normal
         sw
                 zero,debug_mode
         SW
                 zero,idb
         SW
                 zero,idb_remote
         SW
                 init_memory
         jal
                                   /* initialize memory and tlb */
                  v0,mem size
         lw
                 v0,-4
                                            /* last word of memory */
         addu
                 v0,K1BASE
         or
                 v0,mem_end
                                   /* command in the diagnostic mode */
         SW
```

la v0,1f j v0 1: lw ra,INITFRM-4(sp) addu sp,INITFRM j ra ENDFRAME(initialize)

Probing and recognizing the CPU

The *PRId* register Imp and Rev fields is useful for the first check in the R30xx family, to differentiate the R3041 from other family members. The Imp field will be "3" for the R3051, R3052, R3071 and R3081 (indicating that their control register sets are identical to the R3000A), but "7" for the R3041, which has no MMU and assigns some control register numbers differently. Diagnostic software should also make the "Rev" field visible.

The *PRId* register Imp field values are "0x20" for R4600, "0x21" for R4700, and "0x22" for R4650.

Software can investigate the presence of FPA hardware. The "official" technique is to set CU1 in *SR* to enable co-processor 1 operations, and use a *cfc1* instruction from co-processor 1 register 0, which is defined to hold the revision ID. A non-zero value in bits 15-8 indicates the presence of FPA hardware; the value "3" is standard for the FPA type which partners the R3000 CPU.

In the R4xxx family the R4600's floating point implementation register (FEIR) is 0x20; the R4700's is 0x21; the R4650's is 0x22 in the Imp field; the R5000's is 0x23. The Imp fields in the FEIR for the R4xxx/R5000 are as follows:

- R4600:0x20
- R4650: 0x22
- R4700: 0x20
- R5000: 0x23

Remember to reset CU1 in *SR* afterwards. You may wish to follow up by confirming that it is possible to store and retrieve data from the FPA registers.

The size of the on-chip caches can be determined, as described in chapter 5. The programmer can NOT assume the cache sizes based on the value of the PrId register; instead, the cache sizes must be explicitly measured.

The test for the presence of a TLB in an R30xx family CPU is that the TS bit will be clear in *SR* following a hardware reset.

It is often useful to work out the system clock rate. This can be accomplished by running a loop of known length, cached, which will take a fixed large number of CPU cycles, and comparing with "before" and "after" values of a counter which increments at known speed.

Printing out the CPU type, clock rate and cache sizes as part of a signon message may be useful.

Bootstrap sequences

Start-up code suffers from the clash of two opposing but desirable goals:

- Make minimal assumptions about the integrity of the hardware, and attempt to check each subsystem before using it (think of climbing a ladder and trying to check each rung before putting weight on it);
- Minimize the amount of tricky assembler code. Bootstrap sequences are almost never performance-sensitive, so an early change to a high-level language is desirable. But high-level language code tends to require more subsystems to be operational.

After basic initialization (like setting up *SR* so that the CPU can at least perform loads and stores) the major question is how soon read/write memory is available to the program, which is essential for calling functions written in C.

Software has an option here. IDT's CPUs all have data cache on chip, and it is reasonable to regard on-chip resources as the lowest rungs on the ladder. The data cache can provide enough storage for C functions during bootstrap; memory might be read or written, but provided software uses less than a cache-size chunk of memory space it will never need to read memory data back from main memory.

Starting up an application

To be able to start a C application the system needs:

- *Stack space*: assign a large enough piece of writable memory and initialize the *sp* register to its upper limit (aligned to an 8-byte boundary). Working out how large the stack should be can be difficult, so a large guess helps.
- Many systems determine the amount of system RAM available and assign the stack to the top of physical RAM. This is the technique used by IDT/sim. With such a strategy, the stack can have as much RAM as is available in the system, after the program.
- *Initialized data*: normally the C data area is initialized by the program loader to set up any variables which have been allocated values. Some compilation systems permit read-only data (implicit strings and data items declared *const*) to be managed in a separate "segment" of object code and put into ROM memory.

Initialized writable data can be used only if the compilation system and run-time system co-operate to arrange to copy writable data initialization from ROM into RAM. IDT/sim provides code which does this for the IDT/c and MIPS compilers.

- *Zeroed data (bss)*: in C all *static* and *extern* data items which are not explicitly initialized will be set up with a zero value. The compilation system may provide a routine for use at run time which zeroes the data segments.
- *global pointer initialization*: some compilation systems use the *gp* register for more efficient access to global variables. If the system software is compiled with this option, the OS must set the register to the right value.
- *Extra effort needed*: routines which may cause non-fatal exceptions require more run-time support. In particular, software should be aware that the architecture permits the FPA to abort an instruction with the "illegal opcode" trap when confronted with legal (but unusual) operand values (see the chapter on FPA architecture, later in this manual). Many ordinary arithmetic operations will produce an exception if they overflow.

FLOATING POINT CO-PROCESSOR

CHAPTER 8



In the R30xx family, the R3081 contains the 3010A FPA device, which provides a combination of large caches, high-performance integer and floating-point computation.

The R4600/R4700 offers complete 64-bit support, doubling the number of registers as compared to the R30xx. The R4700 has a multiply unit more powerful than that in the R4600. While any floating point multiply in the R4600 takes 8 cycles, the R4700 takes 4/5 cycles for single/double precision multiply. In the R4xxx, integer multiply / divide are also performed in the floating point unit. Note that the terms FPA and FPU are used interchangeably in this chapter. The R4700 performs integer multiply 2 cycles quicker than the R4600.

The R4650 offers only single precision floating point support in its FPU. Double precision floating point math, if needed, must be performed in software.

WHAT IS FLOATING POINT?

This section describes the various components of the data (always using the same bit-arrangement as does the MIPS implementation) and what they mean. Many readers will feel familiar with these concepts already; however, this section can still prove useful in providing insight to the MIPS treatment of these concepts.

Scientists wanting to write numbers which may be very large or very small are used to using exponential notation; so the distance from Earth to the Sun is:

 93×10^6 miles

The number is defined by "93", the *mantissa*[†], and "6", the *exponent*. Of course the same distance can be written:

9.3×10^7 miles

Numerical analysts like to use the second form; a decimal exponential with a mantissa between 1.0 and 9.999... is called *normalized*. The normalized form is useful for computer representation, since it doesn't require separate information about the position of the decimal point.

Floating point numbers are an exponential form, but base 2, not base 10. Not only are the mantissa and exponent held as binary fields, but the number is formed differently. The distance quoted above is:

1.385808×2^{26} miles

The mantissa can be expressed as a binary "decimal", which is just like a real decimal:

$$1.385808 = 1 + 3 \times 1/10 + 8 \times 1/100 + 5 \times 1/1000 + \dots$$

is the same value as binary:

$$.0110001 = 1 + 0 \times 1/2 + 1 \times 1/4 + 1 \times 1/8 + \dots$$

[†] The mantissa may also be called "the fractional part" or "fraction"

THE IEEE 754 STANDARD AND ITS BACKGROUND

Floating point deals with the approximate representations of numbers (similar to decimals); early computer implementations differed in the details of their behavior with very small or large numbers. This meant that numerical routines, identically coded, might behave differently. In some sense these differences shouldn't have mattered; systems would only produce different answers in circumstances where no implementation could really produce a "correct" answer.

Numerical routines are hard to prove correct. Small differences in values could accumulate and could mean, for example, that a routine relying on repeated approximation might converge to the correct result on one CPU, and fail to do so on another.

The ANSI/IEEE Std 754–1985 IEEE Standard for Binary Floating-Point Arithmetic defined standard floating-point representations, operations, and results for program portability. This standard defines exactly what result will be produced by a small class of basic operations, even under extreme situations, ensuring that programmers can obtain identical results from identical inputs regardless of the machine used.

The operations regulated by IEEE 754 include every operation that any MIPS R3000 FPA can do in hardware as well as some that must be emulated by software.

The IEEE 754 specifies:

• *Rounding and precision of results*: even results of the simplest operations may not be representable as finite fractions – in decimals

$$1/3 = 0.3333...$$

is infinitely recurring and can't be written precisely. IEEE 754 allows the user to choose between four options: round up, round down, round towards zero and round to nearest. The rounded result will be that which would have been achieved by computing with infinite precision and then rounding. This would leave an ambiguity in "round to nearest" when the infinite-precision result is exactly halfway between two representable forms; the rules provide that in this case, rounding towards zero is proper.

- *When is a result exceptional*?: IEEE 754 has its own meaning for the word "exception". A computation can produce a result which is:
- a) nonsense, such as the square root of -1 (NaN);
- b) "division by zero" is given special treatment;
- c) too big to represent ("overflow");
- d) so small that its representation becomes problematic and precision is lost ("underflow");
- e) not perfectly represented, like 1/3 ("inexact"). This is usually ignored.

All these are bundled together and described as "exceptional".

- *Action taken on IEEE exception*: for each exception class listed above the user can opt:
- a) To ignore the problem, in which case the standard lays down what value will be produced. Overflows and division by zero generate "infinity" (with a positive and negative type); invalid operations generate "NaN" (for Not a Number) in two flavors called "Quiet" and "Signalling".

The standard defines the results when operations are carried out on exceptional values (most often a NaN). A Quiet Nan as operand will not cause another exception (though the result will be a NaN too). A Signalling NaN causes an exception whenever it is used. b) To have the computation interrupted, and the user program signalled in some OS- and language-dependent manner.

Most programs leave all the IEEE exceptions off, but do rely on the system producing the right exceptional values.

IEEE exponent field and bias

The exponent is not stored as a signed binary number, but *biased* so that the exponent field remains positive for the most negative legitimate exponent value; for the 64-bit IEEE format the exponent field is 11 bits long, so the bias is:

 $2^{10} - 1 = 1023$

For a number

mantissa $\times 2^{exp}$

the exponent field will contain:

exponent + 1023

Only exponents from 1 through 2046 represent ordinary numbers; the biggest and smallest exponent field values (all-zeroes and all ones) are reserved for special purposes, described later.

IEEE mantissa and normalization

The IEEE format defines a single sign bit separate from the mantissa, (0 for positive, 1 for negative). So the stored mantissa only has to represent positive numbers. All properly-represented numbers in IEEE format are normalized, so

 $1 \leq mantissa < 2$

This means that the most significant bit of the mantissa (the single binary digit before the point) is always a "1" – so it doesn't actually need to be stored. The IEEE standard calls this the *hidden* bit.

So now the number 93,000,000, whose normalized representation has a binary mantissa of 1.0110001011000100101 and a binary exponent of 26, is represented in IEEE 64-bit format by setting the fields:

mantissafield = 011000101100010001010...

exponent field = 1049 = 10000011001

Looking at it the other way; a 64-bit IEEE number with an exponent field of *E* and a mantissa field of *m* represents the number *num* where:

$$num = 1.m \times 2^{E-1023}$$

("1.m" represents the binary fraction with 1 before the point and the mantissa field contents after it).

Reserved Exponent Values

The smallest and biggest exponent field values are used to represent otherwise-illegal quantities:

• *E* == 0: used to represent zero (with a zero mantissa) and "denormalized" forms, where the number is too small. The denormalized number with E zero and mantissa *m* represents *num* where:

 $num = 0.m \times 2^{-1022}$

No R3000 series MIPS FPA is able to cope with either generating or computing with denormalized numbers, and operations creating or involving them will be handled by the software exception handler. The R4600 can be configured to replace denormalized results by zero and keep going.

- *E* == 111...1: (i.e. the binary representation of 2047 in the 11-bit field used for an IEEE double) is used to represent:
- a) with the mantissa zero, the values +inf, -inf (distinguished by the usual sign bit);
- b) with the mantissa non-zero, it is a NaN. For MIPS, the most significant bit of the mantissa determines whether the NaN is quiet (ms bit zero) or signalling (ms bit one).

MIPS FP Data formats

The MIPS architecture uses two FP formats recommended by IEEE 754:

- *Single precision*: fitted into 32 bits of storage. Compilers for MIPS use single precision for *float* variables.
- *Double precision*: uses 64 bits of storage. C compilers use double precision for C *double* types.

The memory and register layout is shown in Table 8.1, "Floating point data formats", with some examples of how the data works out. Note that the *float* representation can't hold a number as big as 93,000,000 exactly.

						31	30	23	22	0	
single							expone	ent	mantissa	-	
93000000							0001 1010 101 1000 1011 0001 0001				
0							0000 0000 000 0000 0000 0000 000				
+infinity							11111	111	000 0000 0000 0000 0000		
-infinity							11111	111	000 0000 0000 0000 0000		
Quiet NaN						x	11111	111	0xx xxxx xxxx xxxx xxxx		
Signalling Na	aN					х	11111	111	1xx xxxx xxxx xxxx xxxx		
	high-order word					low-order word					
	31	30	20	19	0	31				0	
double	sign	exponent		mantiss	mantissa					-	
93000000	0	000 0001 1	010	1011 0001 0110 0010 0010 1000 0000							
0	0	000 0000 0	000	0000 00	0000 0000 0000 0000 0000 0000						
+infinity	0	111 1111 1	111	0000 0000 0000 0000 0000							
-infinity	1	111 1111 1	0000 0000 0000 0000 0000								
Quiet NaN	x	111 1111 1	0xxx xx	0xxx xxxx xxxx xxxx xxxx							
Signalling Nan	X	111 1111 1111 xxx xxx x				XXX XXX	XX XXXX .				

Table 8.1. Floating point data formats

The way that the two words making up a double are ordered in memory depends on the CPU configuration; for "big-endian" configuration the highorder word is at the lowest, 8-byte aligned location; for little endian the low-order word is at the lower location.

MIPS IMPLEMENTATION OF IEEE 754

IEEE 754 is quite demanding and sets two major problems:

• *Reporting exceptions makes pipelining harder*: If the user opts to be told when an IEEE exception happens, then to be useful this should happen synchronously[†]; after the trap, the user will want to see all previous instructions complete, all FP registers still in the preinstruction state, and will want to be sure that no subsequent instruction has had any effect.

In the MIPS architecture hardware traps (as noted in an earlier chapter) are always like this. This does limit the opportunities for pipelining FP operations, because the CPU cannot commit the following instruction until the hardware can be sure that the FP operation will not produce a trap. To avoid adding to the execution time, an FP operation must decide to trap or not in the first clock phase after the operands are fetched. This is possible for most kinds of exceptional result; but if the FPA is configured to trap on the IEEE inexact exception all FP pipelining is inhibited, and everything slows down.

• Denormalized numbers: The representation of very small ("denormalized") numbers and the exceptional values is too awkward for the FPA hardware to attempt, and they are instead passed on to the exception handler.

Note that the MIPS architecture does not prescribe exactly what calculations will be performed without software intervention. A complete software floating point emulator may be required for some systems. In practice, the FPA traps only on a very small proportion of the calculations that a program is likely to produce.

Existing R30xx family FPAs take the unimplemented trap whenever an operation should produce any IEEE exception or exceptional result other than "inexact" and "overflow". For overflow, the hardware will generate an infinity or a largest-possible value (depending on the current rounding mode). The FPA hardware will cause an exception or produce denormalized numbers or NaNs.

FLOATING POINT REGISTERS (R30xx)

The R30xx defines 16 FP registers, given even numbers *\$f0 - \$f30*. There are also 16 odd-numbered registers, each of which hold the high-order bits of a 64-bit *double* value stored in the preceding even-numbered register. The odd-numbered registers can be accessed by move and load/store instructions; the FPA will Trap any floating-point operation that references odd numbered registers.

FLOATING POINT REGISTERS (R4xxx/R5000)

The R4600/R4700/R5000 Floating Point Unit (FPU) has a set of 32 physical FGRs (Floating-point General-purpose Registers), each 64-bits wide. The R4650 also offers 32 FGRs but each of them is only 32-bit wide. These FGRs can be accessed in following ways:

• as 32 general purpose registers (FGR0 - FGR31)

- If *FR*-bit in CPU *status* register is set to 0, each *FGR* is treated to be 32-bit

- If *FR*-bit in CPU *status* register is set to 1, each *FGR* is treated to be 64-bit

[†] Elsewhere in this manual and the MIPS documentation this will be referred to as a "precise exception". But since both "precise" and "exception" are used to mean different things by the IEEE standard, this chapter will describe them as a "synchronous trap".

as floating point registers (FPR0 - FPR31)

- If *FR*-bit in CPU *status* register is set to 0, only lower 32-bits of each physical FGR are accessible in the R4600/R4700. The R4650 has only 32-bits to start with. A pair of FGRs makes one logical FPR in the R4600/R4700; 16 FPRs, each 64-bit wide,are available. They can be accessed as even numbered FPRs only - FPR0, FPR2,...,FPR30. Each FPR can hold either a single or a double precision (except in R4650) value. In the R4650, accessed registers are only 32-bit wide and odd numbered FGRs are simply not available in this mode. This mode is provided in the R4650 for compatibility purposes.

- If *FR*-bit in CPU *status* register is set to 1, all 64-bits of each physical FGR are accessible in the R4600/R4700. Therefore 32 FPRs, each 64-bit wide (32-bit in R4650), are available. They can be accessed as FPR0, FPR1,FPR2,...,FPR30,FPR31. Each FPR will hold a single or a double precision (except in the R4650) value.

- The R5000 implements coprocessor 3 as another coprocessor COP1X. This is used to implement more floating point instructions, which are listed later in this chapter.

FLOATING POINT EXCEPTIONS/INTERRUPTS

Floating point "exceptions" (enabled IEEE traps, or the "unimplemented operation" trap) are reported with an exception or an interrupt.

In the R3081, one of the CPU interrupts will be dedicated to the FPA; the interrupt bit used is programmed in the R3081 Configuration register, defined in chapter 3. In the R4xxx, a floating point exception is treated as a specific exception, not an interrupt, and the *FPE* code bit in the CPU *cause* register is set. The common exception vector is used to handle the floating point exceptions.

In addition to the 32 *FGRs*, *both* the R4xxx and R3xxx FPUs have 32 *Control* registers, out of which 30 are reserved and only 2 serve any useful purpose. One of the two *control* register *FCR31* is called the *Control/Status* register. *FCR31*:

- controls which types of exceptions are enabled
- holds the cause of the last exception
- holds cumulative flags to indicate types of exception case which occured but did not cause exceptions because those types of exceptions were not enabled
- Controls rounding mode

Provided the corresponding interrupt-enable bit in the CPU status register *SR* is set in the R30xx (in the R4xxx floating point exceptions are *not* maskable) a floating point exception will happen "immediately"; no FP or integer operation following the FP instruction which caused the exception will have had any effect. At this point *epc* will point to the correct place to restart the instruction. As described earlier, *epc* will either point to the offending instruction, or to a branch instruction immediately preceding it. If it is the branch instruction, the BD bit will be set in the CPU cause register.

If software performs FP operations with the FPA's interrupt disabled (R30xx) the system cannot guarantee IEEE 754 compliance; even with all the IEEE traps disabled, the hardware will still attempt to trap on some conditions and will not produce IEEE 754-approved results.

THE FLOATING POINT CONTROL/STATUS REGISTER

The floating point control/status register (shown below) is coprocessor 1 control register 31 (mnemonic FCR31) and is accessed by *mtc1*, *mfc1* instructions.

31	25	24	23	22	18	17	16	12	11	7	6	2	1	0
	0		C	0		UnImp	Cause		Enabl	es	Flag	s	RM	

Figure 8.1. R30xx FPA control/status register fields

Notes to Figure 8.1:

Fields marked "0" will read as zero, and they must be written as zero. In the **R4xxx**, bit 24 is the *FS* bit. When set, denormalized results are flushed to 0 instead of causing an unimplemented operation exception.

- *C*: condition bit. This is set only by FP compare operations and tested by conditional branches.
- *RM*: rounding mode, as required by IEEE 754. The values are:

RM Value	Description
0	"RN" (round to nearest). Round a result to the nearest representable value; if the result is exactly half way between two representable values, round to zero.
1	"RZ" (round towards zero). Round a result to the closest representable value whose absolute value is less than or equal to the infinitely accurate result.
2	"RP" (round up, or towards +infinity). Round a result to the next representable value up.
3	"RM" (round down, or towards -infinity). Round a result to the next representable value down.

Table 8.2. Rounding modes encoded in FP control/status register

Most systems define "RN" as the default behavior.

• *UnImp*: This bit is called the **"E"** bit in some IDT hardware manuals. following an FPA trap, this bit will be set to mark an "unimplemented instruction" exception[†].

This bit will be set and an interrupt raised whenever:

- a) there really is no instruction like this which the FPA will perform (but it is a "coprocessor 1" encoding); OR
- b) the FPA is not confident that it can produce IEEE 754-correct result and/or exception signalling on this operation, with these operands.

For whatever reason, when "UnImp" is set the offending instruction should be re-executed by a software emulator.

If FP operations are run without the interrupt enabled, then any FPA operation which wants to take an exception will leave the destination register unaffected and the FP Cause bits undefined.

- *Cause/Enables/Flags*: Each of these is a 5-bit field, one bit for each IEEE exception type:
 - Bit4 invalid operation.
 - Bit3 division by zero.
 - Bit2 overflow.
 - Bit1 underflow.
 - Bit0 inexact.

The three different fields operate as follows:

[†] The MIPS documentation looks slightly different because it treats this as part of the "Cause" field.

Cause bits are set (by hardware or emulation software) if and only if the last FP instruction executed resulted in that kind of exception.

Flag bits are "sticky" versions of the Cause bits, and are left set by any instruction encountering that exception. The Flag bits can only be zeroed again by writing *FPC31*.

Enable bits when set, allow the corresponding *Cause* field bit to signal an interrupt. Note that there is no enable for Unimplemented Operation. Setting Unimplemented Operation always generates a FP exception. Another issue to be aware of is that before returning from a floating point exception, or doing a CTC1 to test condition, software must first clear the enabled *Cause* bits to prevent a repeat of the interrupt.

User mode programs will, therefore, never be able to probe for enabled *Cause* bits set. This information must be passed on to the user mode handler if needed in some manner other than through the *Status* register.

The architecture specifies that if the FPA doesn't set the "UnImp" bit but does set a Cause bit, then both the "Cause" bit setting and the result produced (if the corresponding "Enable" bit is off) are in accordance with the IEEE 754 standard. The FPA will always rely on software emulation (i.e. uses the "unimplemented" trap) for some situations:

- Any operation which is given a denormalized operand or "underflows" (produces a denormalized result) will trap to the emulator. The emulator itself must test whether the "Enable underflow" bit is set, and either cause an IEEE-compliant exception or produce the correct result.
- Operations which should produce the "invalid" trap are correctly identified; so if the trap is enabled the emulator must do nothing. But if the "invalid" bit is disabled the software emulator is invoked to generate the appropriate result (usually a Quiet NaN).

Exactly the same is done with a Signalling NaN operand.

• FP hardware can handle overflow on arithmetic (producing either the extreme finite value or a signed infinity, depending on the rounding mode). But the software emulator is needed to implement a convert to integer operation which overflows.

The "Cause" bits are not reliable after an unimplemented exception. A full emulator (capable of delivering IEEE-compatible arithmetic on a CPU with no FPA fitted) to back up the FPA hardware may prove necessary in certain applications. FP Control instructions require care with the pipeline. See the appendix on pipeline hazards to see when the results are available to software.

FLOATING-POINT IMPLEMENTATION/REVISION REGISTER

This read-only register's fields are shown in Figure 8.2, "FPA implementation/revision register".




Figure 8.2. FPA implementation/revision register

This register is co-processor 1 control register 0 (mnemonic FCR0), and is accessed by *ctc1* and *cfc1* instructions.

Unlike the CPU's field, the "Imp" field is useful. In the R30xx family it will contain one of two values:

- 0 No FPA is available. Reading this register is the recommended way of sensing the presence of an FPA. Note that software must enable "coprocessor 1" instructions before trying to read this register.
- 3 The FPA is compatible with that used for the R3000 CPU and its successors.

In the R4xxx family the "Imp" field is 0x20 for R4600, 0x21 for R4700 and 0x22 for the R4650.

The "Rev" field contains no relevant software data. The "Rev" field is a value of the form *y.x*, where *y* is the major revision number (bits 7:4) and *x* is a minor revision number (bits 3:0). Do not rely on this field.

GUIDE TO FP INSTRUCTIONS

Load/store

These operations load or store 32 bits (also 64 bits in R4600/R4700/R5000) of memory in or out of an FP register. The R5000 allows loading an FPR from memory using two GPRs. General notes:

- The data is unconverted and uninspected, so no exception can occur even if the data does not represent a valid FP value.
- These operations can specify the odd-numbered FP registers.
- The load operation has a delay of one clock, which—like loading to an integer register—is not interlocked. The compiler and/or assembler will usually take care of this; but it is undefined for an FP load to be immediately followed by an instruction using the loaded value.
- When writing in assembly, use the synthetic instructions. It is permissible to use any addressing mode which the assembler can understand (as described below).

Machine instructions (disp is signed 16-bit, index is a register):				
ldc1 fd, disp(rs)	fd <- *(rs + disp) (64-bit)			
sdc1 fs, disp(rs)	*(rs + disp) <- fs; (64-bit)			
lwc1 fd, disp(rs)	fd <- *(rs + disp)			
swc1 fs, disp(rs)	*(rs + disp) <- fs;			
ldcx1 fd, index(base)	fd <- *(base + index) (64-bit)			
sdcx1 fs, index(base)	*(base + index) <- fs			
lwcx1 fd, index(base)	fd <- *(base + index) (32-bit)			
swcx1 fs, index(base)	*(base + index) <- fs (32-bit)			
Synthesized by assembler:	-			
1.d fd, addr	fd = (double)*addr;			
l.s fd, addr	fd = (float)*addr;			
s.d fs, addr	(double)*addr = fs;			
s.s fs, addr	(float)*addr = fs;			

Table 8.3.FP load/store instructions

Move between registers

No data conversion is done here (bit patterns are copied as-is) and no exception results from any value. These instructions can specify the odd-numbered FP registers. The R5000 also allows conditional moves.

Between integer and FP registers				
dmtc1 rs, fd	/* 64-bits uninterpreted */ fd = rs;			
dmfc1 rd, fs	rs = fd;			
mtc1 rs, fd	/* 32-bits uninterpreted */ fd = rs;			
mfc1 rd, fs	rs = fd;			
movt rd, rs, cc	rd = rs if cc is true;			
movf rd, rs, cc	rd = rs if cc is false;			
Between FP registers				
mov.d fd,fs	/* move 64-bits between reg pairs (or real 64-bit registers in R4600/R4700 if FR-bit=1 in SR)*/ fd = fs;			
mov.s fd,fs	/* 32-bits between registers */ fd = fs;			
movf.s fd,fs,cc	if cc is true, fd = fs;			
movf.d fd,fs,cc	if cc is true, fd = fs;			
movn.s fd,fs,cc	if cc is false, fd = fs;			
movn.d fd,fs,cc	if cc is false, fd = fs;			

Table 8.4.FP move instructions

3-operand arithmetic operations

- All arithmetic operations can cause any IEEE exception type, and may result in an "unimplemented" trap if the hardware is not happy with the operands.
- All these instructions come in single-precision (32-bit, C float) and double-precision (64-bit, C double) format; the instructions are distinguished by a ".s" or ".d" on the opcode.

Software can't mix formats; both source values and the result will all be either single or double. To mix singles and doubles use explicit conversion operations.

add.d fd,fs1,fs2	fd = fs1 + fs2
add.s fd,fs1,fs2	
div.d fd,fs1,fs2	fd = fs1/fs2
div.s fd,fs1,fs2	
mul.d fd,fs1,fs2	fd = fs1 x fs2
mul.s fd,fs1,fs2	
sub.d fd,fs1,fs2	fd = fs1 - fs2
sub.s fd,fs1,fs2	

Table 8.5. FPA 3-operand arithmetic

4-operand arithmetic operations

- The R5000 adds the following instructions. These may generate any IEEE exception type and may result in an "unimplemented" trap if the hardware can not accept the operands.
- All these instructions come in single-precision (32-bit, C float) and double-precision (64-bit, C double) format; the instructions are distinguished by a ".s" or ".d" on the opcode.

Software can't mix formats; both source values and the result will all be either single or double. To mix singles and doubles use explicit conversion operations.

madd.s fd,fr,fs,ft madd.d fd,fr,fs,ft	fd = fr + (fs*ft)
msub.s fd,fr,fs,ft msub.d fd,fr,fs,ft	fd = (fs*ft) - fr
nmadd.s fd,fr,fs,ft nmadd.d fd,fr,fs,ft	fd = -((fs*ft) + fr)
nmsub.s fd,fr,fs,ft nmsub.d fd,fr,fs,ft	fd = -((fs*ft) - fr)

 Table 8.6.
 FPA 4-operand arithmetic

Unary (sign-changing) operations

Although nominally arithmetic functions, these operations only change the sign bit and so can't produce most IEEE exceptions. They can produce an "invalid" trap if fed with a Signalling NaN value.

abs.d fd,fs abs.s fd,fs	fd = abs(fs)
neg.d fd,fs neg.s fd,fs	fd = -fs

Table 8.7. FPA sign-changing operators

Conversion operations

Note that "convert from single to double" is written "cvt.d.s". All these use the current rounding mode, even when converting to and from integers. When converting data from CPU integer registers, the move from FP to CPU registers must be coded separately from the conversion operation.

Conversion operations can result in any IEEE exception.

cvt.d.s fd,fs	fd = (double) fs;/* float -> double */
cvt.d.w fd,fs	fd = (double) fs;/* int -> double */
cvt.d.l fd,fs	fd = (double) fs;/* 64-bit long-> double */
cvt.s.d fd,fs	fd = (float) fs;/* double -> float */
cvt.s.w fd,fs	fd = (float) fs;/* int -> float */
cvt.s.l fd,fs	fd = (float) fs;/* 64-bit long-> float */
cvt.l.s fd,fs	fd = (int) fs;/* float -> 64-bit long*/
cvt.l.d fd,fs	fd = (int) fs;/* double -> 64-bit long*/
cvt.w.s fd,fs	$fd = (int) fs;/* float \rightarrow int */$
cvt.w.d fd,fs	fd = (int) fs;/* double -> int */

Table 8.8. FPA data conversion operations

Note that when converting from FP formats to 32/64-bit integers, the result produced depends on the current rounding mode.

Conditional branch and test instructions

The FP test and branch instructions are separate. A test instruction compares two FP values and set the FPA condition bit accordingly (C in the FP status register); the branch instructions branch on whether the bit is set or unset.

The branch instructions are:

bc1f disp	Branch if C bit "false" (zero)
bc1t disp	Branch if C bit "true" (one)

Like the CPU's other conditional branch instructions *disp* is PC-relative, with a signed 16-bit field as a word displacement. *disp* is usually coded as the name of a label, which is unlikely to end up more than 128Kbytes away.

But before executing the branch, the condition bit must be set appropriately. The comparison operators are:

```
c.<cond>.d fs1,fs2 Compare fs1 and fs2 and set C
c.<cond>.s fs1,fs2
```

Where <cond> is any of 16 conditions called: eq, f, le, lt, nge, ngl, ngle, ngt, ole, olt, seq, sf, ueq, ule, ult, un. Why so many? These test for any "OR" combination of three mutually incompatible conditions:

```
fs1 < fs2
fs1 == fs2
unordered (fs1, fs2)
```

The IEEE standard defines "unordered", and this relation is true for values such as infinities and NaN which do not compare meaningfully.

To test for conditions like "greater than" and "not equal", invert the test and then use a *bc1f* rather than a *bc1t* branch.

In addition to these combinations, each test comes in two flavors: one which takes an invalid trap if the operands are unordered, and one which never takes such a trap.

				Mnen	nonic
C bit is set if				trap	no trap
always false				f	sf
			unordered(fs1,fs2)	un	ngle
	fs1 == fs2			eq	seq
	fs1 == fs2		unordered(fs1,fs2)	ueq	ngl
fs1 <fs2< td=""><td></td><td></td><td></td><td>olt</td><td>lt</td></fs2<>				olt	lt
fs1 <fs2< td=""><td></td><td></td><td>unordered(fs1,fs2)</td><td>ult</td><td>nge</td></fs2<>			unordered(fs1,fs2)	ult	nge
fs1 <fs2 td="" <=""><td>fs1 == fs2</td><td></td><td></td><td>ole</td><td>le</td></fs2>	fs1 == fs2			ole	le
fs1 <fs2 td="" <=""><td>fs1 == fs2</td><td> </td><td>unordered(fs1,fs2)</td><td>ule</td><td>ngt</td></fs2>	fs1 == fs2		unordered(fs1,fs2)	ule	ngt

Table 8.9.	FP	test	instructions
-------------------	----	------	--------------

The compare instruction produces its result too late for the branch instruction to be the immediately following instruction; a delay slot is required.

For example:

if (f0 <= f2) goto foo;/* and don't branch if unordered */

c.le.d \$f0, \$f2 nop # the assembler will do this bc1t foo

if (f0 > f2) goto foo;/* and trap if unordered */

c.ole.d \$f0, \$f2 nop # the assembler will do this... bc1f foo

Fortunately, many assemblers recognize and manage this delay slot properly.

Other floating point instructions

This section lists other floating point instructions not covered in the preceding sections. These are from the R4600 and R5000 instruction set. These, too, can generate any IEEE floating point exception.

sqrt.s fd,fs sqrt.d fd,fs	fd = sqrt(fs)
recip.s fd,fs recip.d fd,fs	fd = 1.0/fs
rsqrt.s fd,fs rsqrt.d fd,fs	fd = 1.0/sqrt(fs)

INSTRUCTION TIMING REQUIREMENTS

FP arithmetic instructions are interlocked (the instruction flow "stalls" automatically until results are available; the programmer does not need to be explicitly aware of execution times), and there is no need to interpose "nops" or to reorganize code for correctness. However, optimal performance will be achieved by code which lays out FP instructions to make the best use of overlapped execution of integer instructions, and the FP pipeline. Also note that in the R4xxx, integer multiply in FPU can occur in parallel with other non-multiply floating point operations.

However, the compiler, assembler or (in the end) the programmer must take care about the timing of:

- Operations on the FP control and status register: moves between FP and integer registers complete late, and the resulting value cannot be used in the following instruction.
- *FP register loads*: like integer loads, take effect late. The value can't be used in the following instruction.
- *Test condition and branch*: the test of the FP condition bit using the **bc1t**, **bc1f** instructions must be carefully coded, because the condition bit is tested a clock earlier than might be expected. So the conditional branch cannot immediately follow a test instruction.

INSTRUCTION TIMING FOR SPEED

The FPA takes more than one clock for most arithmetic instructions, and so the pipelining becomes visible. The pipeline can show up in three ways:

- *Hazards*: where the software must ensure the separation of instructions to work correctly;
- *Interlocks*: where the hardware will protect the software by delaying use of an operand until it is ready, but knowledgable re-arrangement of the code will improve performance;
- *Overlapping*: where the hardware is prepared to start one operation before another has completed, provided there are no data dependencies. This is discussed later.

Hazards and interlocks arise when instructions fail to stick to the general MIPS rule of taking exactly one clock period between needing operands and making results ready. Some instructions either need operands earlier (branches, particularly, do this), or produce results late (e.g. loads). All instructions which can cause trouble are tabulated in an appendix of this manual.

INITIALIZATION AND ENABLE ON DEMAND

Reset processing will normally initialize the CPU's *SR* register to disable all optional co-processors, which includes the FPA (alias coprocessor 1). The *SR* bit CU1 has to be set for the FPA to work. In addition, in the R4600/R4700, the *FR* bit ought to be set for full access to all 64-bit FPRs.

To determine availability of a hardware FPA, software should read the FPA implementation register; if it reads zero, no FP is fitted and software should run the system with CU1 off[†]. Once CU1 is enabled, software should setup the control/status register *FCR31* with the system choice of rounding modes and trap enables.

Once the FPA is operating, the FP registers should be saved and restored during interrupts and context switches. Since this is (relatively) timeconsuming, software can optimize this:

- Leave the FPA disabled by default when running a new task. Since the task cannot now access the FPA, the OS doesn't have to save and restore registers.
- On a FP instruction trap, mark the task as an FP user and enable the FP before returning to it.
- Disable FP operations while in the kernel, or in any software called directly or indirectly from an interrupt routine. This avoids saving FP registers on an interrupt; instead FP registers need be saved only when context-switching to or from an FP using task.

FLOATING POINT EMULATION

The low-cost members of the R30xx family do not have a hardware FPA. The R4650 does not have double precision capability in the FPU. Floating point functions for these processors are provided by software, and are slower than the hardware. Software FP is useful for systems where floating point is employed in some rarely-used routines.

[†] Some systems may still enable CP1, to use the BrCond(1) input pin as an input port. The software must then insure that no FPA operations are actually required, since the CPU will presume that they are actually executed.

There are two approaches:

- *Soft-float*: Some compilers can be requested to implement floating point operations with software. In such a system, the instruction stream does not contain actual floating point operations; instead, when the software requests floating point from the compiler, the compiler inserts a call to a dedicated floating point library. This eliminates the overhead of emulating a floating point register file, and also the overhead of decoding the requested operation. IDT compilers are implemented in this manner and a FP emulation library is provided in its object form with the package.
- *Run-time emulation*: The compiler can produce the regular FP instruction set. The CPU will then take a trap on each FP instruction, which is caught by the FP emulator. The emulator decodes the instruction and performs the requested operation in software.

Part of the emulator's job will be emulating the FP register set in memory.

This technique is much slower than the soft-float technique; however, the binaries generated will automatically gain significant performance (in the R30xx world) when executed by an R3081, simplifying system upgrades.

As described above, a run-time emulator may also be required to back up FP hardware for very small operands or obscure operations; and, for maximal flexibility that emulator is usually complete. However, it will be written to ensure exact IEEE compatibility and is only expected to be called occasionally, so it will probably be coded for correctness rather than speed.

Compiled-in floating point (soft-float) is much more efficient on integer only chips; the emulator has a high overhead on each instruction from the trap handler, instruction decoder, and emulated register file.



ASSEMBLER LANGUAGE PROGRAMMING

This chapter details the techniques and conventions associated with writing and reading MIPS assembler code. This is different from just looking at the list of machine instructions because:

- 1) MIPS assemblers typically provide a large number of extra "synthetic" instructions which provide a richer instruction set than in fact exists at the machine level.
- 2) Programmers need to know the exact syntax of directives to start and end functions, define data, control instruction ordering and optimization, etc.

For a quick review of the low-level machine instruction set, data types, addressing modes, and conventional register usage, refer to Chapter 2, "MIPS Architecture."

SYNTAX OVERVIEW

Appendix D of this manual contains the formal syntax for the original MIPS assembler; most assemblers from other vendors follow this closely, although they may differ in their support of certain directives. These directives and conventions are similar to those found in other assemblers, especially a UNIX¹ assembler.

Key points to note

- The assembler allows more than one statement on each line, separated by semi-colons.
- "White space" (tabs and spaces) is permitted between any symbols.
- All text from a '#' to the end of the line is a comment and is ignored, but do not put a '#' in column 1.
- Identifiers for labels, variables, etc. can be any combination of alphanumeric characters plus '\$', '_' and '.' (label must end with ':'), except for the first character which must not be numeric.
- The assembler allows the use of numbers (decimal between 1-99) as a label. These are treated as "temporary", and are "re-usable". In a branch instruction "1f" (forward) refers to the next "1:" label in the code, and "1b" (back) refers to the previous "1:" label.

This eliminates the need for inventing unique—but meaningless names for little branches and loops.

- The MIPS assembler, among others, provides the conventional register names (*a0, t5*, etc.) as C pre-processor macros; thus, the programmer must pass the source through the C preprocessor and include the file $\langle iregdef.h \rangle^2$.
- If the C preprocessor is used, then typically it is permitted to also use C-style /* comments */ and macros.
- Hexadecimal constants are numbers preceded by "0x" or "0X"; octal constants must be preceded by "0"; be careful not to put a redundant zero on the front of a decimal constant.

^{1.} UNIX is a trademark of AT&T.

^{2.} In IDT/c version 5.0 and later, the header files exist in the directory in which IDT disk/tape is copied. The pre-processor is automatically invoked if the extension of the filename is anything other than ".s". To force the pre-processor to be used with ".s" files, use the switch "-xassembler-with-cpp" in the command line.

- Pointer values can be used; in a word context, a label or relocatable symbol stands for its address as a 32-bit integer. The identifier '.' (dot) represents the current location counter. Many assemblers allow some limited arithmetic on pointers.
- Character constants and strings can contain the following special characters, introduced by the backslash '\' escape character:

character	generated code	ASCII Values
\a	alert (bell)	0x07
\b	backspace	0x08
\e	escape	0x1B
\f	formfeed	0x0C
\n	newline	0x0A
\r	carriage return	0x0D
\t	horizontal tab	0x09
$\setminus \mathbf{v}$	vertical tab	0x0B
//	backslash	0x5C
\'	single quote	0x27
\"	double quote	0x22
\0	null (integer 0)	0x00

 Table 9.1 Special characters

A character can be represented as a one-, two-, or three-digit octal number (\ followed by octal digits), or as a one-, two-, or three-digit hexadecimal number (x followed by hexadecimal digits).

• The precedence of binary and unary operations in constant expressions follows the C definition.

REGISTER-TO-REGISTER INSTRUCTIONS

MIPS three-register operations are arithmetic or logical functions with two inputs and one output, for example:

 $\mathbf{rd} = \mathbf{rs} + \mathbf{rt}$

- *rd*: is the *destination* register, which receives the result of functions *op*;
- *rs*: is a *source* register (operand);
- *rt*: is a second *source* register.
- In MIPS assembly language these type of instructions are written: opcode rd, rs, rt

For example:

```
addu $2, $4, $5 # $2 = $4 + $5
```

Of course any or all of the register operands may be identical. The assembler will do this automatically if *rs* is omitted.

addu	\$4, \$5	\rightarrow	addu	\$4, \$4, \$5	# \$4 = \$4 + \$5

Unary operations (e.g. **neg**, **not**) are always synthesized from one or more of the three-register instructions. The assembler expects maximum of two operands for these instructions (*dst* and *src*):

neg	\$2, \$4	\rightarrow	sub	\$2, \$0, \$4	# \$ 2 = -\$4
not	\$3	\rightarrow	nor	\$3, \$0, \$3	# \$3 = ~\$3

Probably the most common register-to-register operation is **move**. This instruction is implemented by an **addu** with the always zero-valued register *\$0*:

move $33, 55 \rightarrow addu 33, 55, 0 \# 3 = 5$

IMMEDIATE (CONSTANT) OPERANDS

An immediate operand is the term for a constant value found in a field of the instruction. Many of the MIPS arithmetic and logical operations have an alternative form which use a 16-bit immediate in place of *rt*. The immediate value is first sign-extended or zero-extended to 32-bits, for arithmetic or logical operations respectively.

Although an immediate operand implies different low-level machine instruction from its three-register version (e.g. **addi** instead of **add**), there is no need for the programmer to write this explicitly. The assembler will recognize when the final operand is an immediate and use the correct machine instruction. For example:

add $\$2,\$4,64 \rightarrow addi \$2,\$4,64$

If an immediate value is too large to fit into the 16-bit field in the machine instruction, then the assembler loads the constant into the *assembler temporary* register *\$at (\$1)* and performs the operation using that.

add	\$4, 0x12345	\rightarrow	li	\$at, 0x12345
			add	\$4, \$4, \$at

Note the **li** (*load immediate*) instruction is a heavily-used synthetic macro instruction, which loads a 32-bit integer value into a register without the programmer having to worry about how it gets there:

• When the 32-bit value lies between ±32K it can use a single **addiu** with **\$0**; when bits 31-16 are all zero it can use **ori**; when the bits 15-0 are all zero it will be **lui**; and when none of these is possible it will be a an **lui/ori** pair:

li	\$3, -5 →	addiu	\$3, \$0, -5
li	\$4, 0x8000 \rightarrow	ori	\$4, \$0, 0x8000
li	\$5, 0x120000 \rightarrow	lui	\$5, 0x12
li	\$6, 0x12345 \rightarrow	lui ori	\$6, 0x1 \$6, \$6, 0x2345

MULTIPLY/DIVIDE

The multiply and divide machine instructions:

- · Do not accept immediate operands;
- Do not perform overflow or divide-by-zero tests;
- Operate asynchronously so other instructions can be executed while they do their work;
- Store their results in two separate result registers (*hi* and *lo*), which can only be read with the two special instructions **mfhi** and **mflo**;

The R4650, however, offers a true 3-operand multiply instruction "*mul rd, rs, rt*" ($rd = rs \ge rt$). The *hi* and *lo* registers are undefined after execution of this instruction. The R4650 also provides 2 additional instructions "*mad rs, rt*" and "*madu rs, rt*" which offer multiply-accumulate with *hi* and *lo* registers as accumulator.

• The result registers are interlocked – they can be read at any time after the operation is started, and the processor will stall until the result is ready.

However, the conventional assembler multiply/divide instructions will hide this: they are macro instructions which simulate a three-operand instruction and perform overflow checking. A signed divide may generate about 13 instructions in the R3xxx, but they execute in parallel with the hardware divider so that no time is wasted (the divide itself takes 35 cycles).

Instruction	Description
mul	simple unsigned multiply, no checking; in R4650: 3-operand multiply
mulo	signed multiply, checks for overflow above 32-bits
mulou	unsigned multiply, checks for overflow above 32-bits
mad	signed multiply added to hi,lo accumulator
madu	unsigned multiply added to hi,lo accumulator
div	signed divide, checks for zero divisor or divisor of -1 with most negative dividend.
divu	unsigned divide, checks for zero divisor
rem	signed remainder, checks for zero divisor or divisor of -1 with most negative dividend.
remu	unsigned remainder, checks for zero divisor

 Table 9.2 Multiply/divide instruction descriptions

Note that doubleword versions of most of the instructions are available for R4xxx. Their names are the same as above with an additional "d" prefix e.g. **ddiv, dmult**, etc.

Some MIPS assemblers will convert constant multiplication, and division/remainder by constant powers of two, into the appropriate shifts, masks, etc. Don't rely on this though, as most toolchains expect the compiler or assembly-language programmer to spot this sort of optimization.

To explicitly control the multiplication or division, specify a *dst* of *\$0*. The assembler will issue the raw machine instruction to start the operation; it is then up to the programmer to fetch the result from *hi* and/ or *lo* and, if required, perform overflow checking.

LOAD/STORE INSTRUCTIONS

The following table lists all the assembler's load/store instructions. The signed load instructions sign-extend the memory data to 32/64-bits; the unsigned instructions zero-extend.

	Load	C.	
Signed	Unsigned	Store	Description
ld		sd	doubleword (MIPS-III or later ISA)
lw	lwu	SW	word (MIPS-III or later ISA)
lh	lhu	sh	halfword
lb	lbu	sb	byte
ulw		usw	unaligned word
ulh	ulhu	ush	unaligned halfword
ldl		sdl	doubleword left (MIPS-III or later ISA)
ldr		sdr	doubleword right (MIPS-III or later ISA)
lwl		swl	word left
lwr		swr	word right
flush		invalidate	word right (same as lwr and swr)
11		sc	word load-linked / store conditional (MIPS-III or later ISA)
lld		scd	doubleword load-linked / store conditional (MIPS-III or later ISA)
l.d		s.d	double precision floating-point
l.s		S.S	single precision floating-point
sync		sync	finish all load/store fetched (multiproc MIPS-III or later ISA)

Table 9.3 Load/store instruction descriptions

Note the architectural constraints of load/store instructions:

- *Alignment*: addresses must be aligned correctly (i.e. a multiple of 8 for doublewords (in R4xxx), 4 for words, and 2 for halfwords), except for the special *left, right* and *unaligned* variants (described below), or else they will cause an exception.
- *Load delay*: The MIPS-I ISA requires a load delay slot to be explicitly attended to by the software. Later ISAs automatically interlock. In any case, compiler software and programmers both attempt to fill the delay slot with non-dependent instructions.

Unaligned load and store

Information and procedures for unaligned load and store using the assembler are discussed at length in Chapter 2 of this manual.

ADDRESSING MODES

As discussed above, the hardware supports only one addressing mode: *base_reg+offset*, where *offset* is in the range –32768 to 32767. However the assembler simulates *direct* and *direct+index-reg* addressing modes by using two or three machine instructions, and the assembler-temporary register.

lw	\$2, (\$3)	\rightarrow	lw	\$2, 0(\$3)
lw	\$2, 8+4(\$3)	\rightarrow	lw	\$2, 12(\$3)
lw	\$2, addr	\rightarrow	lui lw	\$2, %hi_addr \$2, %lo_addr(\$2)
SW	\$2, addr(\$3)	\rightarrow	lui addu sw	\$2, %hi_addr \$at, \$at, \$3 \$2, %lo_addr(\$2)

The store instruction is written with the source register first and the address second, to look like a load; for other operations the destination is first.

The symbol *addr* in the above examples can be any of these things:

- a *relocatable symbol* the name of a label or variable (whether in this module or elsewhere);
- a relocatable symbol ± a constant expression;
- a 32-bit constant expression (e.g. the absolute address of a device register).

The constructs "%hi_" and "%lo_" do not actually exist in the assembler, but represent the high and low 16-bits of the address. This is not quite the straightforward division into low and high words that it looks, because the 16-bit offset field of a **lw** is treated as signed.

If the "addr" value is such that bit 15 is a "1," then the %lo_addr value will act as negative, and the assembler needs to increment %hi_addr to compensate:

addr	%hi_addr	%lo_addr
0x12345678	0x1234	0x5678
0x10008000	0x1001	0x8000

Table 9.4 %hi_addr/%lo_addr

The **la** (*load address*) macro instruction provides a similar service for addresses as the **li** instruction provides for integer constants:

la	\$2, 4(\$3)	\rightarrow	addiu	\$2, \$3, 4
la	\$2, addr	\rightarrow	lui addiu	\$2, %hi_addr \$2, \$2, %lo_addr(\$2)
la	\$2, addr(\$3)	\rightarrow	lui addiu addu	\$2, %hi_addr \$2, \$2, %lo_addr(\$2) \$2, \$2, \$3

GP-relative addressing

Loads and stores to global variables or constants usually require at least two instructions, e.g.:

lw	\$2, addr	\rightarrow	lui lw	\$2, %hi_addr \$2, %lo_addr(\$2)
SW	\$2, addr(\$3)	\rightarrow	lui addu sw	\$2, %hi_addr \$2, \$3 \$2, %lo_addr(\$2)

A common low-level optimization supported by many toolchains is to use *gp-relative addressing*. This technique requires the cooperation of the compiler, assembler, linker and run-time start-up code to pool all of the "small" variables and constants into a single region of maximum size 64Kb, and then set register *\$28* (known as the *global pointer* or *gp* register) to point to the middle of this region³. With this knowledge the assembler can reduce the number of instructions used to access any of these small variables, e.g.:

lw	\$2, addr	\rightarrow	lw	\$2, (addr – _gp)(\$gp)
sw	\$2, addr(\$3)	\rightarrow	addu sw	\$2, \$gp, \$3 \$2, (addr – _gp)(\$gp)

By default most toolchains consider objects less than or equal to 8 bytes in size to be "small". This limit can usually be controlled by the '-G n' compiler/assembler option; specifying '-G 0' will switch this optimization off altogether.

While it is a useful optimization, there are some pitfalls to beware of:

- The programmer must take special care when writing assembler code to declare global data items correctly:
- a) Writable, initialized data of 8 bytes or less must be put explicitly into the .sdata section.
- b) Global *common* data must be declared with the correct size, e.g:

.comm smallobj, 4 .comm bigobj, 100

c) Small external variables should also be explicitly declared, e.g:

.extern smallext, 4

- d) Since most assemblers are effectively one-pass, make sure that the program declares data before using it in the code, to get the most out of the optimization.
- In C, global variables must be declared correctly in all modules which use them. For external arrays either omit the size (e.g. extern int extarray[]), or give the correct size (e.g. int cmnarray[NARRAY]). Don't just give a dummy size of 1.
- A very large number of small data items or constants may cause the 64Kb limit to be exceeded, causing strange relocation errors when linking. The simplest solution here is to completely disable gp-relative addressing (i.e. use -G 0).
- Some real-time operating systems, and many PROM monitors, can be entered by direct subroutine calls, rather then via a single "system call" interface. This makes it impossible (or at least very difficult) to switch back and forth between the two different values of *gp* that will be used by the application, and by the o/s or monitor. In this case either the applications or the o/s (but not necessarily both) must be built with -G 0.
- When the -G 0 option has been used for compilation of any set of modules, then it is usually essential that all libraries should also be compiled that way, to avoid relocation errors.

JUMPS, SUBROUTINE CALLS AND BRANCHES

The MIPS architecture follows standard nomenclature:

- PC-relative instructions are called "branch", and absolute-addressed instructions "jump"; the operation mnemonics begin with a **b** or **j**, respectively.
- A subroutine call is "jump and link" or "branch and link", and the mnemonics end ..**al**.

^{3.} The actual handling may be toolchain dependent; this is the most common technique.

- All the branch instructions, including branch-and-link, are conditional, testing one or comparing two registers. They are therefore described in the next section. However, unconditional versions can be readily synthesized, e.g.: **beq \$0, \$0, label**.
- The MIPS II ISA adds the concept of "branch likely." The mnemonics add an additional **l** at the end of an equivalent conditional branch mnemonic. Specifically, these instructions are **beql**, **bnel**, **blezl**, **bgtzl**, **bltzl**, **bgezl**, **bltzall**, **bgezall**, **bcOtl**, and **bc1fl**. In a "branch likely" instruction a branch is taken in the same way as in a regular branch instruction, i.e. when the condition for branching is met. However, if the branch is not taken, the instruction in the delay slot is nullified.

In a regular branch instruction, the delay slot instruction is always executed. In a "branch likely" instruction, the delay slot instruction is executed only if the branch occurs. This offers assembler programmers an opportunity to speed up code execution based on their knowledge of the statistical probability of conditional branches taking place in their actual system.

Put something that needs to get executed only if the branch is taken in the delay slot, if branches are more likely to occur than to not occur. This saves one cycle from the subroutine execution time. The penalty for not branching is obvious, so use these instructions carefully where the probability of branch occurring is very high as compared to branch not occurring. Position independent subroutine calls can use the **bal**, **bgezal** and **bltzal** instructions.

Jump instructions are:

• **j**: this instruction (*jump*) transfers control unconditionally to an absolute address. Actually, **j** doesn't quite manage a 32-bit address; the top 4 address bits of the target are not defined by the instruction and the top 4 bits of the current "PC" value is used instead.

Most of the time this doesn't matter: 28-bits still gives a maximum code size of 256 Mb. It can be argued that it is useful in system software, because it avoids changing the top 3 address bits which select the address segment (described earlier in this manual).

To reach a really long way away, use the **jr** (*jump to register*) instruction, which is also used for computed jumps.

• **jal**, **jalr**: these instructions implement a direct and indirect subroutine call. As well as jumping to the specified address, they store the current pc + 8 in register *\$31* (*ra*). Remember that jump instructions, like branches, always execute the following instruction (at pc + 4), so the return address is the instruction *after* the branch delay slot. Subroutine return is normally done with **jr \$31**.

CONDITIONAL BRANCHES

The MIPS architecture does not include a condition code register. Conditional branch machine instructions test one or two registers; and, together with a small group of compare-and-set instructions, are used to synthesize a complete set of arithmetic conditional branches.

Conditional branches are always PC-relative.

Branch instructions are listed below. Again there are architectural considerations:

- Limited branch offset for PC-relative branches: the maximum branch displacement is ± 32768 instructions (± 128 K bytes), because a 16-bit field is used for the offset.
- *Branch delay slot*: the instruction immediately after a standard branch (or jump) is always executed in the MIPS architecture, whether or not the branch is taken. Many assemblers will normally hide this from the programmer and will try to fill the branch delay slot

with a useful instruction, or a **nop** if this is not possible. For the MIPS-II ISA instructions, described in the previous section, if a branch does not occur, the delay slot instruction is nullified.

- *No carry flag*: due to the lack of condition codes; if software needs to check for carry, compare the operands and results to work out when it occurs (typically, this requires only one **slt** instruction).
- *No overflow flag*: though the add and subtract instructions are available in an optional form, which causes a trap if the result overflows into the sign bit, C compilers typically won't generate those instructions, but Fortran might.

Coprocessor conditional branches

There are four pairs of branches, testing true/false on four "coprocessor condition" values CPCOND0-3. In devices with an internal FPA, CPCOND1 is an internal flag which tests the floating point condition set by the FP compare instructions. Note that the coprocessor must be enabled for the branch instruction to be executed.

COMPARE AND SET

The compare-and-set instructions conform to the C standard; they set their destination to 1 if the condition is true, and zero otherwise. Their mnemonics start with an "**s**": so **seq rd, rs, rt** sets **rd** to a 1 or zero depending on whether **rs** is equal to **rt**. These instructions operate just like any 3-operand MIPS instruction.

Floating point comparisons are done quite differently, and are described in the Floating-Point Accelerator chapter.

COPROCESSOR TRANSFERS

CPU control functions are provided by a set of registers, which the instruction set accesses as "co-processor 0" data registers. These registers deal with catching exceptions and interrupts, and accessing the memory management unit and caches. A R30xx family CPU has at least 12 registers, the R4x00 has 23, and the R4650 has 19. There is much more about this in earlier chapters.

The floating point accelerator is "co-processor 1", and is described in an earlier chapter. In the R30xx, it has 16 64-bit registers to hold single- or double-precision FP values, which come apart into 32 32-bit registers when doing loads, stores and transfers to/from the integer registers. There are also two floating point control registers accessed with **ctc1**, **cfc1** instructions.

"Co-processor" instructions are encoded in a standard way, and the assembler doesn't have to know much about what they do.

There are a range of instructions for moving data to and from the coprocessor data and control registers. The assembler expects numbers specified with "\$" in front (except for floating point registers, which are called \$f0 to \$f31); but most toolchains provide a header file for the C preprocessor which provides meaningful names for the CPU control and FP control registers.

The assembler syntax makes no special provisions for "co-processor" registers; so if the program contains "obvious" mistakes (like reversing the CPU and special register names) the assembler will not return an error.

Instruction	Description
mfc0 dst, dr	move from CPU control register (to integer register)
dmfc0 dst, dr	move from 64-bit CPU control register (to integer register) (MIPS-III)
mtc0 src, dr	move to CPU control register (from integer register)
dmtc0 src, dr	move to 64-bit CPU control register (from integer register) (MIPS-III)
cfc1 dst, cr	move from fpa control register (to integer register)
ctc1 src, cr	move to fpa control register (from integer register)
mfc1 dst, dr	move from FP register to integer register
dmfc1 dst, dr	move doubleword from FP register to integer register (MIPS-III)
mtc1 src, dr	move to FP register from integer register
dmtc1 src, dr	move doubleword to FP register from integer register (MIPS-III)
sdc1 dr, offs(base)	store 64-bit FP register (to memory) (MIPS-III)
swc1 dr, offs(base)	store FP register (to memory)
ldc1 dr, offs(base)	load 64-bit FP register (from memory) (MIPS-III)
lwc1 dr, offs(base)	load FP register (from memory)
ldxc1 dr, index(base)	load 64-bit FP register (from memory) (MIPS-IV)
sdxc1 dr, index(base)	store 64-bit FP register (to memory) (MIPS-IV)
lwxc1 dr, index(base)	load 32-bit FP register (from memory) (MIPS-IV)
swxc1 dr, index(base)	store 32-bit FP register (to memory) (MIPS-IV)

 Table 9.5 Coprocessor instruction descriptions

Like conventional load instructions, there must always be one instruction after the move before the result can be used (the load-delay slot), whichever direction data is being moved.

The MIPS-IV ISA also implements coprocessor-to-coprocessor transfers.

Coprocessor Hazards

A pipeline hazard occurs when the architecture definition allows the internal pipelining to "show through" and affect the software: examples being the load and branch delay slots. Most MIPS assemblers will usually shield the programmer from hazards by moving instructions around or inserting **NOP**s, to ensure that the code executes as written.

However some CPU control register writes have side-effects which require pipeline-aware programming; since most assemblers don't understand anything about what these instructions are doing, they may not help.

One outstanding example is the use of interrupt control fields in the *Status* and *Cause* registers. In these cases the programmer must account for any side-effects, and the fact that they are delayed for up to three instructions. For example, after an **mtc0** to the *Status* register which changes an interrupt mask bit, it will be two further instructions before the interrupt is actually enabled or disabled. The same is also true when enabling or disabling floating-point coprocessor instructions (i.e. changing the CU1 bit).

To cope with these situations usually requires the programmer to take explicit action to prevent the assembler from scheduling inappropriate instructions after a dangerous **mtc0**. This is done by using the **.set noreorder** directive, discussed below.

A comprehensive summary of pipeline hazards can be found later in this chapter.

ASSEMBLER DIRECTIVES

Sections

The names of, and support for different code and data sections, are likely to differ from one toolchain to another. Most will at least support the original MIPS conventions, which are illustrated (for ROMable programs) by Figure 9.1

]	ROM	
		etext
	.rdata	
i i	read-only data	
1 1	.text	
1fc0000	program code	_ftext
]	RAM	
????????		
	stack	
	goes down from top of memory	
	heap	
	goes up towards stack	
	-	end
.	bss	
i	uninitialized writable data	
.	sbss	
	uninitialized writable small data	_fbss
		edata
.	.lit8	
	64-bit floating point constants	
	.lit4	
	32-bit floating point constants	
	sdata	
1	writable small data	
	.data	
00000200	writable data	_fdata
	exception vectors	
00000000	-	

Figure 9.1 Program segments in memory

Within an assembler program the sections are selected as shown in Figure 9.1, "Program segments in memory".

.text, .rdata, .data

Put the appropriate section name before the data or instructions, for example:

msg:	.rdata .asciiz	"Hello world!\n"
	.data	
table:	.word	1
	.word	2
	.word	3
	.text	
func:	sub	sp, 64
	•••	- ·

.lit4, .lit8

These sections cannot be selected explicitly by the programmer. They are read-only data sections used implicitly by the assembler to hold floating-point constants which are given as arguments to the **li.s** or **li.d** macro instructions. Some assemblers and linkers will save space by combining identical constants.

.bss

This section is used to collect *uninitialized* data, the equivalent of Fortran's *common* data. An uninitialized object is declared, together with its size. The linker then allocates space for it in the **.bss** section, using the maximum size from all those modules which declare it. If any module declares it in a real, *initialized* data section, then all the sizes are ignored and that definition is used.

.comm	dbgflag, 4	# global common variable, 4 bytes
.lcomm	sum, 4	# local common variable, 8 bytes
.lcomm	array, 100	# local common variable, 100 bytes

"Uninitialized" is actually a misnomer: although these sections occupy no space in the object file, the run-time start-up code or operating-system must clear the **.bss** area to zero before entering the program; C programs will rely on this behavior. Many tool chains will accommodate this need through the start up file provided with the tool, to be linked with the user program⁴.

.sdata, .sbss

These sections are equivalent to the **.data** and **.bss** sections above, but are used in some toolchains to hold *small*⁵ data objects. This was described earlier in this chapter, when the use of the *gp* was discussed.

Stack and heap

The *stack* and *heap* are not real sections that are recognized by the assembler or linker. Typically they are initialized and maintained by the run-time system by setting the *sp* register to the top of physical memory (aligned to an 8-byte boundary), and setting the initial *heap* pointer (used by the *malloc* functions) to the address of the **end** symbol.

⁴. IDT/c provides this code in the file "/idtc/idt_csu.S".

^{5.} The default for "small" is 8 bytes. This number can be changed with the "-G" compiler/assembler switch.

Special symbols

Figure 9.1, "Program segments in memory" also shows a number of special symbols which are automatically defined by the linker to allow programs to discover the start and end of their various sections. Some of these are part of the normal UNIX environment expected by many programs; others are specific to the MIPS environment.

Symbol	Standard?	Value
_ftext		start of text (code) segment
etext	3	end of text (code) segment
_fdata		start of initialized data segment
edata	3	end of initialized data segment
_fbss		start of uninitialized data segment
end	3	end of uninitialized data segment

 Table 9.6 Special symbols

Data definition and alignment

Having selected the correct section, the data objects themselves are specified using the directives described in this section.

.byte, .half, .word, .short

These directives output integers which are 1, 2, or 4 bytes long, respectively. *.short* is the same as *.word*. A list of values may be given, separated by commas. Each value may be repeated a number of times by following it with a colon and a repeat count. For example.

.byte	3	# 1 byte: 3
.half	1, 2, 3	# 3 halfwords:1 2 3
.word	5:3,6,7	# 5 words:5 5 5 6 7

Note that the section's location counter is automatically aligned to the appropriate boundary before the data is emitted. To actually emit unaligned data, explicit action must be taken using the **.align** directive described below.

.hword expressions, .int expressions, .long expressions

For each expression, emit a number that, at run time, is the value of that expression. Byte order and number of bits depends on the target endianess and integer size setting of the assembler. Both *.int* and *.long* produce identical results. *.hword* produces 16 bit results.

.single, .float, .double

These output single or double precision floating-point values, respectively. *.single* is the same as *.float*. Multiple values and repeat counts may be used in the same way as the integer directives.

.float	1.4142175	# 1 single-precision value
.double	1e+10, 3.1415	# 2 double-precision values

.ascii, .asciiz "str"

These directives output ASCII strings, either without or with a terminating null character respectively. The following example outputs two identical strings:

.ascii ''Hello\0'' .asciiz ''Hello'' .string "str"

Copy the string "str" to the object file. More than one string separated by commas are accepted. Strings are assumed to be zero terminated.

.string "Hello\0"

.align

This directive allows the programmer to specify an alignment greater than that which would normally be required for the next data directive. The alignment is specified as a power of two, for example:

	.align	4	# align to 16-byte boundary (2^4)
var:	.word	0	

If a label (var in this case) comes immediately before the **.align**, then the label will still be aligned correctly. For example, the following is exactly equivalent to the above:

var:	.align	4	# align to 16-byte boundary (2 ⁴)
	.word	0	

For "packed" data structures this directive allows the programmer to override the automatic alignment feature of **.half**, **.word**, etc., by specifying a zero alignment. This will stay in effect until the next section change. For example:

.half	3	# correctly aligned halfword
.align	0	# switch off auto-alignment
.word	100	# word aligned on halfword boundary

.comm, .lcomm

These directives declare a *common*, or *uninitialized* data object by specifying the object's name and size.

An object declared with **.comm** is shared between all modules which declare it: it is allocated space by the linker, which uses the largest declared size. If any module declares it in one of the initialized **.data**, **.sdata** or **.rdata** sections, then all the sizes are ignored and the initialized definition is used instead⁶.

An object declared with **.lcomm** is local to the current module, and is allocated space in the "uninitialized" **.bss** (or **.sbss**) section by the assembler.

.comm	dbgflag, 4	# global common variable, 4 bytes
.lcomm	array, 100	# local uninitialized object, 100 bytes

.space size, fill

The **.space** directive increments the current section's location counter by *size* number of bytes each of value *fill* (default *fill* = 0), for example:

struc:	.word	3	
	.space	120	# 120 byte gap
	.word	-1	

For normal data and text sections it just emits that many zero bytes, but in assemblers which allow the programmer to declare new sections with labels but no real content (like **.bss**), it will just increment the location counter without emitting any data.

^{6.} The actual handling may be toolchain dependent; this is the most common technique.

Symbol binding attributes

Symbols (i.e. labels in one of the code or data segments) can be made visible and used by the linker which joins separate modules into a single program. The linker *binds* a symbol to an address and substitutes the address for assembler-language references to the symbol.

Symbols can have three levels of visibility:

- *Local*: invisible outside the module they are declared in, and unused by the linker. The programmer does not need to worry about whether the same local symbol name is used in another module.
- *Global*: made public for use by the linker. Programs can refer to a global symbol in another module without defining any local space for it, using the **.extern** directive.
- *Weak global*: obscure feature provided by some toolchains. This allows the programmer to arrange that a symbol nominally referring to a locally-defined space will actually refer to a global symbol, if the linker finds one. If the linked program has no global symbol with that name, the local version is used instead.

The preferred programming practice is to use the **.comm** directive whenever possible.

.globl symbol, .global symbol

Unlike C, where module-level data and functions are automatically *global* unless declared with the static keyword, all assembler labels have *local* binding unless explicitly modified by the **.globl** or **.global** directive. They both mean the same thing.

To define a *symbol* (label) as having *global* binding that is visible to other modules, use the directive as follows:

status:	.data .globl .word	status 0	# global variable
	.text .globl	set_status# globa	al function
set_stat	us:		
	subu	sp,24	
	•••		

Note that **.globl** is not required for objects declared with the **.comm** directive; these automatically have global binding.

.extern

All references to labels which are not defined within the current module are automatically assumed to be references to globally-bound symbols in another module (i.e. *external* symbols). In some cases the assembler can generate better code if it knows how big the referenced object is (e.g. the global pointer, described earlier). An external object's size is specified using the **.extern** directive, as follows:

.extern	index, 4	
.extern	array, 100	
lw	\$3, index	# load a 4 byte (1 word) external
lw	\$2, array(\$3)	# load part of a 100 byte external
SW	\$2, value	# store in an unknown size external

.weakext

Some assemblers and toolchains support the concept of *weak* global binding. This allows the program to specify a provisional binding for a symbol, which may be overridden if a normal, or *strong* global definition is encountered. For example:

		xt errno	
errno:	.word	0	
	.text lw	\$2,errno	# may use local or external # definition

This module, and others which access *errno*, will use this local definition of *errno*, unless some other module also defines it with a **.globl**.

It is also possible to declare a local variable with one name, but make it weakly global with a different name:

myerrno:) kt errno, myerrno	
	text		
l	w	\$2,myerrno	# always use local definition
]	W	\$2,errno	<pre># may use local definition, or # other</pre>

Function directives

Some MIPS assemblers expect the programmer to mark the start and end of each function, and describe the stack frame which it uses. In some toolchains this information is used by the debugger to perform stack backtraces and the like.

.ent, .end

These directives mark the start and end of a function. A trivial *leaf* function might look like this:

.te .eı localfunc:		ocalfunc	
	1	v0,a1,a2 ca ocalfunc	# return (arg1 + arg2)

The label name may be omitted from the **.end** directive, which then defaults to the name used in the last **.ent**. Specifying the name explicitly allows the assembler to check that the programmer did not miss earlier **.ent** or **.end** directives.

.aent

Some functions may provide multiple, alternative entry-points. The **.aent** directive identifies labels as such. For example:

тетсру	.text .globl .ent 7:move move move	memcpy memcpy t0,a0 a0,a1 a1,t0	# swap first two arguments
bcopy:	.globl .aent lb sb addu addu subu bne i	bcopy bcopy t0,0(a0) t0,0(a1) a0,1 a1,1 a2,1 a2,2ero,bcopy	# very slow byte copy
	J .end	ra memcpy	

.frame, .mask, .fmask

Most functions need to allocate a stack frame in which to:

- save the return address register (\$31);
- save any of the registers *s0 s9* and *\$f20 \$f31* which they modify (known as the *callee-saves* registers);
- store local variables and temporaries;
- pass arguments to other functions.

In some CISC architectures the stack frame allocation, and possibly register saving, is done by special purpose *enter* and *leave* instructions, but in the MIPS architecture it is coded by the compiler or assembly-language programmer. However debuggers need to know the layout of each stack frame to do stack backtraces and the like, and in the original MIPS toolchain these directives provided this information; in other toolchains they may be quietly ignored, and the stack layout determined at run-time by disassembling the function prologue. Putting them in the code is therefore not always essential, but does no harm and may make the code more portable. Many toolchains supply a header file *<asm.h>*, which provides C-style macros to generate the appropriate directives, as required (the procedure call protocol, and stack usage, is described in a later chapter).

The .frame directive takes 3 operands:

- *framereg*: the register used to access the local stack frame usually *\$sp.*
- *returnreg*: the register which holds the return address. Usually this is *\$0*, which indicates that the return address is stored in the stack frame, or *\$31* if this is a *leaf* function (i.e. it doesn't call any other functions) and the return address is not saved.
- *framesize*: the total size of stack frame allocated by this function; it should always be the case that *\$sp* + *framesize* = previous *\$sp*.

.frame framereg, framesize, returnreg

The **.mask** directive indicates where the function saves general registers in the stack frame; **.fmask** does the same for floating-point registers. Their first argument is *regmask*, a bitmap of which registers are being saved (i.e. bit 1 set = \$1, bit 2 set = \$2, etc.); the second argument is *regoffset*, the distance from *framereg* + *framesize* to the start of the register save area.

> .mask regmask, regoffset .fmask fregmask, fregoffs

How these directives relate to the stack frame layout, and examples of their use, can be found in the next chapter. Remember that the directives do not create the stack frame, they just describe its layout; that code still has to be written explicitly by the compiler or assembly-language programmer.

Assembler control (.set)

The original MIPS assembler is an ambitious program which performs intelligent macro expansion of synthetic instructions, delay-slot filling, peephole optimization, and sophisticated instruction reordering, or scheduling, to minimize pipeline stalls. Many assemblers will be less complex: modern optimizing compilers usually prefer to do these sort of optimizations themselves. However in the interests of source code compatibility, and to make the programmer's life easier, most MIPS assemblers perform macro expansion, insert extra **nops** as required to hide branch and load delay-slots, and prevent pipeline hazards in normal code (pipeline hazards are described in detail later).

With a reordering assembler it is sometimes necessary to restrict the reordering, to guarantee correct timing, or to account for side-effects of instructions which the assembler cannot know about (e.g. enabling and disabling interrupts). The **.set** directives provide this control.

.set noreorder/reorder

By default most assemblers are in *reorder* mode, which allow them to reorder instructions to avoid pipeline hazards and (perhaps) to achieve better performance; in this mode it will not allow the programmer to insert **nops**. Conversely, code that is an a *noreorder* region will not be optimized or changed in any way. This means that the programmer can completely control the instruction order, but the downside is that the code must now be scheduled manually, and delay slots filled with useful instructions or **nops**. For example:

.set no	reorder	
lw	t0, 0(a0)	
nop		# LDSLOT
subu	t0, 1	
bne	t0, zero, loop	
nop		# BDSLOT
.set	reorder	

.set volatile/novolatile

Any load or store instruction within a *volatile* region will not be moved with respect to other loads and stores. This can be important for accesses to memory mapped device registers, where the order of reads and writes is important. For example, if the following code fragment did not use **.set volatile**, then the assembler might decide to move the second **lw** before the **sw**, to fill the first load delay-slot. Hazard avoidance and other optimizations are not affected by this option.

.set volatile lw t0,0(a0) sw t0,0(a1) lw t1,4(a0) .set novolatile

.set noat/at

The assembler reserves register *\$1* (known as the *assembler temporary*, or *\$at* register) to hold intermediate values when performing macro expansions; if code attempts to use the register, a warning or error message will be sent. It is not always obvious when the assembler will use *\$at*, and there are certain circumstances when the programmer may need to ensure that it does not (for example in exception handlers before *\$1* has been saved). Switching on **noat** will make the assembler generate an error message if it needs to use *\$1* in a macro instruction, and allows the programmer to use it explicitly without receiving warnings. For example:

xcptgen:

.set noat subu k0,sp,XCP_SIZE sw \$at,XCP_AT(k0) .set at

.set nomacro/macro

Most of the time the programmer will not care whether an assembler statement generates more than one real machine instruction, but of course there are exceptions. For instance when manually filling a branch delayslot in a *noreorder* region, it would almost certainly be wrong to use a complex macro instruction; if the branch was taken, only the first instruction of the macro would be executed. Switching on **nomacro** will cause a warning if any statement expands to more than one machine instruction. For example, compare the following two code fragments:

.set noreorder blt a1,a2,loop .set nomacro li a0,0x1234 **# BDSLOT** .set macro .set reorder .set noreorder blt a1,a2,loop .set nomacro **# BDSLOT** a0,0x12345 li .set macro .set reorder

The first will assemble successfully, but the second will generate an assembler error message, because its **li** is expanded into two machine instructions (**lui** and **ori**). Some assemblers will catch this mistake automatically.

.set nobopt/bopt

Setting the **nobopt** control prevents the assembler from carrying out certain types of branch optimization. It is usually used only by compilers.

.set mipsn

Advanced assemblers support this mechanism of setting the acceptable MIPS ISA level on the fly. Legal values of n are from 0 to 4. When n is 0, the MIPS ISA level is set to the default for the tool-chain or that set by the command line. 1 through 4 allow instructions of that particular level and below to be accepted by the assembler from that point on in the code. In addition to accepting and rejecting instructions, this irective also results in different ways of expanding some macros depending on the IPS ISA level chosen. This feature can be used to allow certain R4xxx instructions while coding for 32-bit mode.

Listing controls

Assembler listings are generated with a command line option while running the assembler (or preprocessor for it). In IDT/c, for example, the option is "-a".

.eject

Force a page-break at this point when generating assembly listing.

.list

Enable generating of assembly listing.

.nolist

Disable generating of assembly listing.

.subttl "subheading"

Use "subheading" text as the title (third line, immediately after the title line) when generating assembly listings. Affects subsequent pages as well.

.psize lines, columns

Define number of lines and (optionally) columns per page of listing. Default *lines* = 60, default *width* = 200 columns. If *lines* = 0, no form-feeds are ever generated except those specified by *.eject.* Good practice for saving paper.

.title "heading"

Use "heading" text as the title (second line, immediately after the source filename and page number) when generating assembly listings.

THE COMPLETE GUIDE TO ASSEMBLER INSTRUCTIONS

For *each* mnemonic defined by the MIPS assemblers for the MIPS IV instruction set, the assembler instructions listed below show how it is implemented and what it does. Some naming conventions in the assembler may appear confusing:

• Unsigned versions: a "u" suffix on the assembler mnemonic is usually to be read as "unsigned". Usually this follows the conventional meaning; but the most common u-suffix instructions are **addu** and **subu**: and here the u means that overflow into the sign bit will not cause a trap. Regular **add** is never generated by C compilers.

Many compilers, not expecting there to be a run-time system to handle overflow traps, will always use the "u" variant.

However, because the integer multiply instructions **mult** and **multu** generate 64-bit results the signed and unsigned versions are different – and neither of the machine instructions produce a trap under any circumstances.

- *Immediate operands*: as mentioned above, the programmer can use immediate operands with most instructions (e.g. **add rd, rs, 1**); quite a few arithmetic/logic instructions really do have "immediate" versions (called **addi** etc.). Most assemblers do not require the programmer to explicitly know which machine instructions support immediate variants.
- *Building addresses, %lo_ and %hi_:* synthesis of addressing modes is described earlier. The table typically will list only one address-mode variant for each instruction in the table.
- *What it does*: the function of each instruction is described using "C" expression syntax; it is easy to get a rough idea, but a thorough knowledge of C allows the exact behavior to be understood.

Word	Used For	
rs,rt	CPU registers used as operands	
rd	CPU register which receives the result	
fs,ft	floating point register operands	
fd	floating point register which receives the result	
imm	16-bit "immediate" constant	
label	the name of an entry point in the instruction stream	
addr	one of a number of different address expressions	
%hi_addr	where addr is a symbol defined in the data segment, "%hi_addr" and "%lo_addr" are as described	
%lo_addr	above; that is, they are the high and low parts of the value which can be used in an lui/addui sequence.	
%gpoff_addr	the offset in the "small data" segment of an address	
\$at	register \$1, the "assembler temporary" register	
\$zero	register \$0, which always contains a zero value	
\$ra	the "return address" register \$31	
RETURN	the point to where control returns to after a subroutine call; this is the next instruction but one after the branch/jump to subroutine, and is normally loaded into \$ra by the " and link" instructions.	
trap(CAUSE, code)	Take a CPU trap; "CAUSE" determines the setting of the Cause register, and "code" is a value not interpreted by the hardware, but which system software can obtain by looking at the trap instruction. CAUSE values can be BREAK; FPINT (for floating point exception); SYSCALL.	
unordered(fs,ft)	some exceptional floating point values cannot be sensibly compared; it is not sensible to ask whether one NaN is bigger than another (NaN, "not a number", is produced when the result of an operation is not defined). The IEEE754 standard requires that for such a pair that "fs <ft", "fs="" and="" ft"=""> ft" shall all be false. "unordered(fs,ft)" returns true for an unordered pair, false otherwise.</ft",>	
fpcond	the floating point "condition bit" found in the FP control/status register, and tested by the bc1f and bc0t instructions.	

The assembler descriptions use the following conventions:

Table 9.7 Assembler register and identifier conventions

Assembler	Expands To	What It Does
move rd,rs	addu rd,rs,\$zero	rd = rs;
movn rd,rs, rt		if $(rt \neq 0)$ then $rd \leftarrow rs$; (MIPS-IV)
movz rd,rs, rt		if $(rt = 0)$ then $rd \leftarrow rs$; (MIPS-IV)
Branch instruction	ns (PC-relative, all condition	al):
b label	beq \$zero,\$zero,label	goto label;
bal label	bgezal \$zero,label	ra = RETURN; goto label;
beq rs,rt,label		if $(rs == rt)$ goto label;
beql rs,rt,label		if (rs == rt) goto label else nullify delay slot instruction; (MIPS-II)
beqz rs,label	beq rs,\$zero,label	if $(rs == 0)$ goto label;
bge rs,rt,label	slt \$at,rs,rt beq \$at,\$zero,label	if ((signed) rs >= (signed) rt) goto label;
bgel rs,rt,label	slt \$at,rs,rt beqzl \$at,\$zero,label	if ((signed) rs >= (signed) rt) goto label; else nullify delay slot instruction; (MIPS-II)
bgeu rs,rt,label	sltu \$at,rs,rt beq \$at,\$zero,label	if ((unsigned) rs >= (unsigned) rt) goto label;
bgeul rs,rt,label	sltu \$at,rs,rt beqzl \$at,\$zero,label	<pre>if ((unsigned) rs >= (unsigned) rt) goto label; else nullify delay slot instruction; (MIPS-II)</pre>
bgez rs,label		if ((signed) rs ≥ 0) goto label;
bgezal rs,label		<pre>if ((signed) rs >= 0) { ra = RETURN; goto label;}</pre>
bgezall rs,label		if ((signed) rs >= 0) { ra = RETURN; goto label;} (MIPS-II)
bgezl rs,label		if ((signed) rs >= 0) goto label; else nullify delay slot instruction; (MIPS-II)
bgt rs,rt,label	slt \$at,rt,rs bne \$at,\$zero,label	if ((signed) rs > (signed) rt) goto label;
bgtl rs,rt,label	slt \$at,rt,rs bnezl \$at,\$zero,label	if ((signed) rs > (signed) rt) goto label; else nullify delay slot instruction; (MIPS-II)
bgtu rs,rt,label	slt \$at,rt,rs beq \$at,\$zero,label	if ((unsigned) rs > (unsigned) rt) goto label;
bgtul rs,rt,label	sltu \$at,rt,rs bnezl \$at,label	if ((unsigned) rs > (unsigned) rt) goto label; else nullify delay slot instruction; (MIPS-II)
bgtz rs,label		if ((signed) $rs > 0$) goto label;
bgtzl rs,label		if ((signed) rs > 0) goto label; else nullify delay slot instruction; (MIPS-II)
ble rs,rt,label	sltu \$at,rt,rs beq \$at,\$zero,label	if ((signed) rs <= (signed) rt) goto label;
blel rs,rt,label	slt \$at,rt,rs beqzl \$at,label	if ((signed) rs <= (signed) rt) goto label; else nullify delay slot instruction; (MIPS-II)
bleu rs,rt,label	sltu \$at,rt,rs beq \$at,\$zero,label	if ((unsigned) rs <= (unsigned) rt) goto label;
bleul rs,rt,label	sltu \$at,rt,rs beqzl \$at,label	if ((unsigned) rs <= (unsigned) rt) goto label; else nullify delay slot instruction; (MIPS-II)
blez rs,label		if ((signed) rs <= 0) goto label;

 Table 9.8 Assembler instructions (Page 1 of 13)

Assembler	Expands To	What It Does
blezl rs,label		if ((signed) rs <= 0) goto label; else nullify delay slot instruction; (MIPS-II)
blt rs,rt,label	slt \$at,rs,rt bne \$at,\$zero,label	if ((signed) rs <(signed) rt) goto label;
bltl rs,rt,label	slt \$at,rs,rt bnezl \$at,label	if ((signed) rs <(signed) rt) goto label; else nullify delay slot instruction; (MIPS-II)
bltu rs,rt,label	sltu \$at,rs,rt bne \$at,\$zero,label	if ((unsigned) rs <(unsigned) rt) goto label;
bltul rs,rt,label	sltu \$at,rs,rt bnezl \$at,label	if ((unsigned) rs <(unsigned) rt) goto label; else nullify delay slot instruction; (MIPS-II)
bltz rs,label		if ((signed) rs <0) goto label;
bltzl rs,label		if ((signed) rs <0) goto label; else nullify delay slot instruction; (MIPS-II)
bltzal rs,label		if ((signed) rs <0) { ra = RETURN; goto label; }
bltzall rs,label		<pre>if ((signed) rs <0) { ra = RETURN; goto label; } else nullify delay slot instruction; (MIPS-II)</pre>
bne rs,rt,label		if (rs != rt) goto label;
bnel rs,rt,label		if (rs != rt) goto label; else nullify delay slot instruction; (MIPS-II)
bnez rs,label	bne rs,\$zero,label	if (rs != 0) goto label;
Unary arithmetic/		
abs rd,rs	sra \$at,rs,31 xor rd,rs,\$at sub rd,rd,\$at	rd = rs <0 ? -rs: rs;
abs rd	sra \$at,rd,31 xor rd,rd,\$at sub rd,rd,\$at	rd = rd <0 ? -rd: rd;
neg rd,rs	sub rd,\$zero,rs	rd = -rs; /* trap on overflow */
neg rd	sub rd,\$zero,rd	rd = -rd; /* trap on overflow */
dneg rd,rs	sub rd,\$zero,rs	rd = -rs; /* doubleword, trap on overflow */ (MIPS-III)
negu rd,rs	subu rd,\$zero,rs	rd = -rs; /* no trap */
negu rd	subu rd,\$zero,rd	rd = -rd; /* no trap */
dnegu rd	subu rd,\$zero,rd	rd = -rd; /* doubleword,no trap */ (MIPS-III)
not rd,rs	nor rd,rs,\$zero	$rd = \sim rs;$
not rd	nor rd,rd,\$zero	rd = -rd;
Binary arithmetic	/logical operations:	
add rd,rs,rt		rd = rs + rt; /* trap on overflow */
add rd,rs	add rd,rd,rs	rd += rs; /* trap on overflow */
dadd rd,rs,rt		rd=rs+rt; /*doubleword, trap on overflow */ (MIPS-III)
addu rd,rs,rt		rd = rs + rt; /* no trap on overflow */
daddu rd,rs,rt		rd=rs+rt;/*doubleword, no trap on overflow */ (MIPS-III)
addu rd,rs		rd += rs; /* no trap on overflow */
and rd,rs,rt		rd = rs & rt;

 Table 9.8 Assembler instructions (Page 2 of 13)

Assembler	Expands To	What It Does
and rd,rs	and rd,rd,rs	rd &= rs;
div rd,rs,rt	div rs,rt bne rt,\$zero,1f nop	rd = rs/rt;
	break 7 1: li \$at,-1 bne rt,\$at,2f nop	/* trap divide by zero */
	lui \$at,0x8000 bne rs,\$at,2f nop break 6 2: mflo rd	/* trap overflow conditions */
ddiv rd,rs,rt	ddiv rs,rt bnez rt,1f	rd = rs/rt; /* doubleword */ (MIPS-III)
	nop break 7 1: daddiu \$at,\$zero, -1 bne rt,\$at,2f daddiu \$at,\$zero,1 dsll32 \$at,\$at,0x1f bne rs,\$at,2f nop	/* trap divide by zero */
	break 6 2: mflo rd	/* trap overflow conditions */
divu rd,rs,rt	divu rs,rt bne rt,\$zero,1f nop break 7 1: mflo rd	rd = rs/rt; /* trap on divide by zero */
		/* no check for overflow */
ddivu rd,rs,rt	ddivu \$zero,rs,rt bnez rt,1f nop break 7 1: mflo rd	rd = rs/rt; /* doubleword */ /* trap on divide by zero */ /* no check for overflow */ (MIPS-III)
or rd,rs,rt		rd = rs rt;
mul rd,rs,rt	multu rs,rt mflo rd	rd = rs*rt; /* no checks */ /* <i>mul</i> has a different definition in the R4650 as described later in the category: Multiply/divide unit machine instructions */
dmul rd,rs,rt	dmultu rs,rt mflo rd	rd = rs*rt; /* doubleword, no checks */ (MIPS-III)
mulo rd,rs,rt	mult rs,rt mfhi rd sra rd,rd,31 mflo \$at beq rd,\$at,1f nop	rd = rs * rt; /* signed */
	break 6 1: mflo rd	/* trap on overflow */

 Table 9.8 Assembler instructions (Page 3 of 13)

Assembler	Expands To	What It Does
dmulo rd,rs,rt	dmult rs,rt mflo rd dsra rd,rd,0x1f mfhi \$at beq rd,\$at,1f nop break 6 1: mflo rd	rd = rs * rt; /* signed doubleword*/ (MIPS-III) /* trap on overflow */
mulou rd,rs,rt	multu rs,rt mfhi \$at mflo rd beq \$at,\$zero,1f nop break 6 1:	rd = (unsigned) rs * rt; /* trap on overflow */
dmulou rd,rs,rt	dmultu rs,rt mfhi \$at mflo rd beqz \$at,1f nop break 6 1:	rd = (unsigned) rs * rt; /* doubleword, trap on overflow */ (MIPS-III)
nor rd,rs,rt		$rd = \sim (rs \mid rt);$
rem rd,rs,rt	div rs,rt bne rt,\$zero,1f nop break 7 1: li \$at,-1 bne rt,\$at,2f nop lui \$at,0x8000 bne rs,\$at,2f nop break 6 2: mfhi rd	rd = rs%rt; /* trap if rt == 0 */ /* trap if it will overflow */
drem rd,rs,rt	ddiv \$zero,rs,rt bnez rt,1f nop break 7 1: daddiu \$at,\$zero,-1 bne rt,\$at,2f daddiu \$at,\$zero,1 dsll32 \$at,\$at,0x0x1f bne rs,\$at,2f nop break 6 2: mfhi rd	rd = rs%rt; /*doubleword */ (MIPS-III) /* trap if rt == 0 */ /* trap if it will overflow */
remu rd,rs,rt	divu rs,rt bne rt,\$zero,1f nop break 7 1: mfhi rd	/* unsigned operation, ignore overflow */ rd = rs%rt; /* trap if rt == 0 */

 Table 9.8 Assembler instructions (Page 4 of 13)

Assembler	Expands To	What It Does
dremu rd,rs,rt	ddivu \$zero,rs,rt	/* unsigned operation, ignore overflow */
	bnez rt,1f	rd = rs%rt; /* doubleword */ (MIPS-III)
	nop break 7	/* trap if rt == 0 */
	1:	
	mfhi rd	
rol rd,rs,rt	negu \$at,rt	/* rd = rs rotated left by rt */
	srlv \$at,rs,\$at sllv rd,rs,rt	
	or rd,rd,\$at	
ror rd,rs,rt	negu \$at,rt	/* rd = rs rotated right by rt */
	sllv \$at,rs,\$at	
	srlv rd,rs,rt or rd,rd,\$at	
seq rd,rs,rt	xor rd,rs,rt	rd = (rs == rt) ? 1: 0;
scq 10,13,11	sltiu rd,rd,1	10 - (15 - 10) + 1.0,
sge rd,rs,rt	slt rd,rs,rt	rd = ((signed)rs >= (signed)rt) ? 1: 0;
-	xori rd,rd,1	
sgeu rd,rs,rt	sltu rd,rs,rt	rd = ((unsigned)rs >= (unsigned)rt) ? 1: 0;
	xori rd,rd,1	
sgt rd,rs,rt	slt rd,rt,rs	rd = ((signed)rs > (signed)rt) ? 1: 0;
sgtu rd,rs,rt	sltu rd,rt,rs	rd = ((unsigned)rs > (unsigned)rt) ? 1: 0;
sle rd,rs,rt	slt rd,rt,rs xori rd,rd,1	$rd = ((signed)rs \le (signed)rt) ? 1: 0;$
sleu rd,rs,rt	sltu rd,rt,rs	rd = ((unsigned)rs <= (unsigned)rt) ? 1: 0;
5104 10,15,11	xori rd,rd,1	
slt rd,rs,rt		rd = ((signed)rs <(signed)rt) ? 1: 0;
sltu rd,rs,rt	sltu rd,rs,rt	rd = ((unsigned)rs <(unsigned)rt) ? 1: 0;
	xor rd,rs,rt	
sne rd,rs,rt	sltu rd,\$zero,rd	rd = (rs == rt) ? 1: 0;
sll rd,rt,rs	sllv rd,rt,rs	rd = rt< <rs;< td=""></rs;<>
dsll rd,rt,rs	dsllv rd,rt,rs	$rd = rt \ll rs; /* doubleword */ (MIPS-III)$
dsll32 rd,rt,imm		$rd = rt \ll (imm+32); /* doubleword */ (MIPS-III)$
sra rd,rt,rs	srav rd,rt ,rs	rd = ((signed) rt) >>rs;
dsra rd,rt,rs	dsrav rd,rt ,rs	rd = ((signed) rt) >>rs;/* doubleword */ (MIPS-III)
dsra32 rd,rt,imm		rd = ((signed) rt) >>(imm+32);/* doubleword */ (MIPS-III)
srl rd,rt,rs	srlv rd,rt,rs	rd = ((unsigned) rt) >>rs;
dsrl rd,rt,rs	dsrlv rd,rt,rs	rd = ((unsigned) rt) >>rs; /* doubleword */ (MIPS-III)
dsrl32 rd,rt,imm		rd = ((unsigned) rt) >>(imm+32); /* doubleword */ (MIPS-III)
sub rd,rs,rt		rd = rs - rt; /* trap on overflow */
dsub rd,rs,rt		rd = rs - rt; /* doubleword trap overflow */ (MIPS-III)
subu rd,rs,rt		rd = rs - rt; /* no trap on overflow */
dsubu rd,rs,rt		rd = rs-rt; /* doubleword no trap overflow */ (MIPS-III)
xor rd,rs,rt	xor rd,rs,rt	$rd = rs \wedge rt;$

(addi opcode is legal but unnecessary)

add rd,rs,imm	addi rd,rs,imm	/* "add" traps on overflow */
		/* when -32768 <= imm <32768 */
		rd = rs + (signed) imm;
		/* for big values add and ALL signed ops
		* expand like this */
	lui rd,hi_imm	rd = imm & 0xFFFF0000;
	ori rd,rd,lo_imm	rd = imm & 0xFFFF;
	add rd,rs,rd	rd = rs + rd;

 Table 9.8 Assembler instructions (Page 5 of 13)

Assembler	Expands To	What It Does
dadd rd,rs,imm	daddi rd,rs,imm	rd = rs + (signed) imm; (64-bit) (MIPS-III)
addu rd,rs,imm	addiu rd,rs,imm	/* "addu" won't trap on overflow */
		/* will expand if imm bigger than 16 bit */
		rd = rs + (signed) imm;
daddu rd,rs,imm	daddiu rd,rs,imm	/* "daddu" won't trap on overflow */
		rd = rs + (signed) imm; (64-bit) (MIPS-III)
sub rd,rs,imm	addi rd,rs,-imm	/* trap on overflow */
		/* will expand if imm bigger than 16 bit */ rd = rs - (signed) imm;
daub ad as impos	daddi ad aa imm	
dsub rd,rs,imm	daddi rd,rs,-imm	rd = rs - (signed) imm; /* doubleword trap overflow */ (MIPS-III)
subu rd,rs,imm	addiu rd,rs,-imm	/* no trap on overflow */ /* will expand if imm bigger than 16 bit */
		rd = rs - (signed) imm;
dsubu rd.rs.imm	daddiu rd,rs,-imm	/* no trap on overflow */
usubu ru,rs,mini	duddru rd,rs, mm	/* will expand if imm bigger than 16 bit */
		rd = rs - (signed) imm;
and rd,rs,imm	andi rd,rs,imm	rd = rs & imm; /* 0 <= imm <65535 */
		/* for big values add and ALL unsigned ops
		* expand like this */
	lui rd,hi_imm	rd = imm & 0xFFFF0000;
	ori rd,rd,lo_imm	$rd \models imm \& 0xFFFF;$
	and rd,rs,rd	rd = rs & rd;
or rd,rs,imm	ori rd,rs,imm	rd = rs imm; /* 0 <= imm <65535 */
slt rd,rs,imm	slti rd,rs,imm	/* -32768 <= imm <32768 */
		rd = ((signed) rs <(signed) imm) ? 1: 0; /* expanded as for add if imm big */
-14	-14'	
sltu rd,rs,imm	sltiu rd,rs,imm	rd = ((unsigned) rs <(unsigned) imm) ? 1: 0; /* expanded as for "and"if imm big */
		/ expanded as for and it mini org /
xor rd,rs,imm	xori rd,rs,imm	$rd = rs \wedge imm;$
li rd,imm	ori rd,\$zero,imm	rd = (unsigned) imm; /* imm <= 65335 */
		/* for big imm value expand to */
	lui rd,hi_imm	rd = imm & 0xFFFF0000;
	ori rd,\$zero,lo_imm	rd = imm & 0xFFFF;
lui rd,imm		rd = imm << 32;
Multiply/divide un	it machine instructions:	
mad rs, rt		HI,LO = HI,LO + rs*rt /*signed, never trap $*/$ R4650 only
madu rs, rt		HI,LO = HI,LO + rs*rt /*unsigned, never trap */ R4650 only
mul rd, rs, rt		32-bit rd = rs * rt /* never trap */ R4650 only
mult rs,rt		/* Start signed multiply of rs and rd.
muit 18,1t		* Result can be retrieved, in a while,
		* using mfhi/mflo
		*/
dmult rs,rt		/* Start signed multiply of rs and rd; doubleword
		* Result can be retrieved, in a while,
		* using mfhi/mflo (MIPS-III)
1		*/
multu rs,rt		/* start unsigned multiply of rs and rd */
dmultu rs,rt		/* start unsigned doubleword multiply of rs and rd */ (MIPS-III)
div rs,rt		/* start signed divide rs/rt */
ddiv rs,rt		rd = rs/rt; /*doubleword, trap on errors */ (MIPS-III)
divu rs,rt		/* start unsigned divide rs/rd */
ddivu rs,rt		/* doubleword, start unsigned divide rs/rd */ (MIPS-III)
mfhi rd		/* retrieve remainder from divide or high-* order word of result of multiply */
		e i i i i i i i i i i i i i i i i i i i

 Table 9.8 Assembler instructions (Page 6 of 13)

Assembler	Expands To	What It Does
mflo rd		/* retrieve result of divide or low-order * word of result of multiply */
mthi rs		/* load multiply unit "hi" register */
mtlo rs		/* load multiply unit "lo" register */
IInconditional (ab	solute) branch and call:	
jal label		ra = RETURN;
jur luber		goto label;
jalr rd,rs		rd = RETURN; goto *rs;
jalr rs	jalr rs,\$ra	ra = RETURN; goto *rs;
jal rd,addr	lui \$at,%hi_addr addiu \$at,\$at,%lo_addr jalr rd,\$at	rs = RETURN; goto label; goto *at;
j label		goto label;
jr rs		goto *rs;
No-op:		
nop	sll \$zero,\$zero,\$zero	/* no-op, instruction code == 0 */
Load address:		
la rd,label	lui rd,%hi_label	rd = %hi_addr <<32
, 	addiu rd,rd,%lo_label	rd += (signed) %lo_label;
Address mode imp	dementation for load/store:	
lw rd,label	lui rd,%hi_label	/* link-time determined location */
	lw rd,%lo_label(rd)	/* note can use rd or \$at for lw */
	lw rd,%gpoff_addr(\$gp)	/* link-time location, in gp segment */
lw rd,offset(rs)	lw rd,offset(rsO)	/* single instruction if offset fits * in 16 bits */
	lui rd,%hi_offset addu rd,rd,rs lw rd,%lo_offset(rd)	/* sequence for big offset */
Load and store ins	structions:	
ld rd,addr		<pre>/* load doubleword */ rd = *((long long*) addr); (MIPS-III)</pre>
lw rd,addr		/* load word */ rd = *((int *) addr);
lh rd,addr		<pre>/* load half-word,sign-extend */ rd = *((short *) addr);</pre>
lhu rd,addr		/* load half-word,zero-extend */ rd = *((unsigned short *) addr);
lb rd,addr		/* load byte, sign-extend */ rd = *((signed char *) addr);
lbu rd,addr		/* load byte, sign-extend */ rd = *((unsigned char *) addr);
ld \$t2,addr	lui \$at,%hi_addr addiu \$at,\$at,%lo_addr lw \$t2,0(\$at) lw \$t3,4(\$at)	/* load 64-bit integer into pair of regs */ (MIPS-III)
sd rs,addr		/* store doubleword */ *((long long*) addr) = rs; (MIPS-III)
		/* store word */

 Table 9.8 Assembler instructions (Page 7 of 13)

Assembler	Expands To	What It Does
sh rs,addr		/* store half-word */ *((short *) addr) = rs;
sb rs,addr		/* store byte */
so rs,addr		$\frac{1}{1000} \frac{1}{1000} \frac{1}{1000$
sd \$t2,addr	lui \$at,%hi_addr addiu \$at,\$at,%lo_addr sw \$t2,0(\$at) sw \$t3,4(\$at)	/* store 64-bit integer */ (MIPS-III)
ulw rd,addr	lui \$at,%hi_addr addiu \$at,\$at,%lo_addr lwl rd,0(\$at) lwr rd,3(\$at)	/* load word unaligned */ (MIPS-III) /* if addr is aligned, does same load * twice */
usw rs,addr	lui \$at,%hi_addr addiu \$at,\$at,%lo_addr swl rs,0(\$at) swr rs,3(\$at)	/* store word unaligned */ (MIPS-III) /* if addr is aligned, does same store * twice */
lwl rd,addr		load/store word left/right, see "Unaligned load and store" on page 5
lwr rd,addr		
swl rs,addr		
swr rs,addr		
ldl rd,addr		load/store doubleword left/right, see "Unaligned load and store" on page 5
ldr rd,addr		(MIPS-III)
sdl rs,addr		
sdr rs,addr		
l.s fd,addr	lui \$at,%hi_addr lwc1 fd,%lo_addr(\$at)	/* load FP single */ fd = *((float *) addr);
1.d \$fd,addr	lui \$at,%hi_addr addiu \$at,\$at,%lo_addr	/* load FP double into reg pair */ fd = *((double *) addr);
	lwc1 \$fd+1,0(\$at): (MIPS-I) lwc1 \$fd,4(\$at): (MIPS-I) ldc1 \$fd,0(at): (MIPS-II)	
s.s \$fs,addr	swc1 fs,addr	/* store FP single */ *((float *) addr) = fs;
s.d \$fd,addr	lui \$at,%hi_addr addiu \$at,\$at,%lo_addr swc1 \$fd+1,0(\$at) :(MIPS-I) swc1 \$fd,0(at) :(MIPS-I) sdc1 \$fd,0(at) :(MIPS-I)	/* store FP double from reg pair */ *((double *) addr) = fs;
lwxcl \$fd,index(base)		load a word or doubleword from memory to FPR (GPR+GPR addressing)
ldxcl \$fd,index(base)		fd=memory[base+index] (MIPS-IV)
swxcl \$fs,index(base)		store a word or doubleword to memory from FPR (GPR+GPR addressing)
sdxcl \$fs,index(base)		fs=memory[base+index] (MIPS-IV)
Co-processor "condit	ion" tests:	
bc0t label bc2t label bc3t label		/* goto label if corresponding BrCond * input is active */
bc0f label bc2f label bc3f label		/* goto label if corresponding BrCond * input is inactive */
bcztl label		/* goto label if coprocessor "z" conditional signal true ; else nullify delay slot instruction*/ (MIPS-II)

 Table 9.8 Assembler instructions (Page 8 of 13)

Assembler	Expands To	What It Does
bczfl label		/* goto label if coprocessor "z" conditional signal false; else nullify delay slot instruction*/ (MIPS-II)
Trap instructions	:	
break code		trap(BREAK, code);
syscall		trap(SYSCALL, 0)
teq rs,rt		if(rs == rt)
		trap exception occurs; (MIPS-II)
teq rs,rt,code	bne rs,rt,1f nop break code 1:	/* R4xxx compatibility instruction for (MIPS-I) if (rs == rt) trap(BREAK, code);
teqi rs,imm		if (rs == (sign extended)imm) trap exception occurs; (MIPS-II)
tge rs,rt,code	slt \$at,rs,rt bne \$at,\$zero,1f nop break code 1:	if ((signed)rs >= (signed)rt) trap(BREAK, code);
tge rs,rt		if ((signed)rs >= (signed)rt) trap exception occurs; (MIPS-II)
tgei rs,rt		if ((signed)rs >= (sign extended)imm) trap exception occurs; (MIPS-II)
tgeu rs,rt,code	sltu \$at,rs,rt bne \$at,\$zero,1f nop break code 1:	<pre>if ((unsigned)rs >= (unsigned)rt) trap(BREAK, code);</pre>
tgeu rs,rt		if ((unsigned)rs >= (unsigned)rt) trap exception occurs; (MIPS-II)
tgeiu rs,rt		if ((unsigned)rs >= (unsigned)immediate value) trap exception occurs; (MIPS-II)
tlt rs,rt,code	slt \$at,rs,rt beq \$at,\$zero,1f nop break code 1:	if ((signed)rs <(signed)rt) trap(BREAK, code);
tlt rs,rt		if ((signed)rs <(signed)rt) trap exception occurs; (MIPS-II)
tlti rs,rt		if ((signed)rs <(sign extended)immediate value) trap exception occurs; (MIPS-II)
tltu rs,rt,code	sltu \$at,rs,rt beq \$at,\$zero,1f nop break code 1:	if ((unsigned)rs <(unsigned)rt) trap(BREAK, code);
tltu rs,rt		if ((unsigned)rs <(unsigned)rt) trap exception occurs; (MIPS-II)
tltiu rs,rt		if ((unsigned)rs <(unsigned)immediate value) trap exception occurs; (MIPS-II)
tne rs,rt,code	beq rs,rt,1f nop break code 1:	if (rs != rt) trap(BREAK, code);
tne rs,rt		if (rs != rt) trap exception occurs; (MIPS-II)

 Table 9.8 Assembler instructions (Page 9 of 13)

ASSEMBLER LANGUAGE PROGRAMMING

Assembler	Expands To	What It Does
Floating point ins (All come in both		-bit) forms; only ".d" are listed.)
Test and set condi	tion flag instructions:	
c.f.d		if (unordered(fs,ft)) trap(FPINT); fpcond = 0;
c.sf.d		fpcond = 0;
c.un.d		<pre>if (unordered(fs,ft)) trap(FPINT); fpcond = unordered(fs,ft);</pre>
c.ngle.d		fpcond = unordered(fs,ft);
c.eq.d		if (unordered(fs,ft)) trap(FPINT); fpcond = (fs == ft);
c.seq.d		fpcond = (fs == ft);
c.ueq.d		if (unordered(fs,ft)) fpcond = (fs == ft) unordered(fs,ft);
c.ngl.d		$fpcond = (fs == ft) \parallel unordered(fs,ft);$
c.olt.d		<pre>if (unordered(fs,ft)) trap(FPINT); fpcond = (fs <ft);< pre=""></ft);<></pre>
c.lt.d		fpcond = (fs <ft);< td=""></ft);<>
c.ult.d		<pre>if (unordered(fs,ft)) trap(FPINT); fpcond = (fs <ft) pre="" unordered(fs,ft);<="" =""></ft)></pre>
c.nge.d		$fpcond = (fs < ft) \parallel unordered(fs, ft);$
c.ole.d		<pre>if (unordered(fs,ft)) trap(FPINT); fpcond = (fs <= ft);</pre>
c.le.d		$fpcond = (fs \le ft);$
c.ule.d		<pre>if (unordered(fs,ft)) trap(FPINT); fpcond = (fs <= ft) unordered(fs,ft);</pre>
c.ngt.d		$fpcond = (fs \le ft) \parallel unordered(fs,ft);$
FP move		
mov.d fd,fs		fd = fs;
	ove ((MIPS-IV) only): sion is shown here, but sir	ngle precision exists also.)
movt.d fd,fs,cc		if fp condition cc=1, fd=fs (MIPS-IV)
movf.d fd,fs,cc		if fp condition cc=0, fd=fs (MIPS-IV)
mov2.d fd,fs,rt		if GPR rt=0, fd=fs (MIPS-IV)
movn.d fd,fs,rt		if GPR rt≠0, fd=fs (MIPS-IV)
Unary arithmetic These operations a		ng only on the sign bit, so invalid values are not a concern, and they never trap.
abs.d fd,fs		fd = (fs > 0)? $fs: -fs;$
abs.d fd	abs.d fd,fd	fd = (fd > 0)? fd: -fd;
neg.d fd,fs		fd = -fs;
neg.d fd	neg.d fd,fd	fd = -fd;

 Table 9.8 Assembler instructions (Page 10 of 13)

Assembler	Expands To	What It Does
Convert between (cvt.X.Y should b	formats: e read "convert TO X FRO	M Y")
cvt.d.s fd,fs		fd = (double) ((float) fs);
cvt.d.s fd	cvt.d.s fd,fd	fd = (double) ((float) fd);
cvt.d.l fd,fs		fd = (double) (long long) fs); (MIPS-III)
cvt.d.l fd	cvt.d.l fd,fd	fd = (double) ((long long) fd); (MIPS-III)
cvt.d.w fd,fs		fd = (double) ((int) fs);
cvt.d.w fd	cvt.d.w fd,fd	fd = (double) ((int) fd);
cvt.s.d fd,fs		fd = (float) ((double) fs);
cvt.s.d fd	cvt.s.d fd,fd	fd = (float) ((double) fd);
cvt.s.l fd,fs		fd = (float)((long long) fs); (MIPS-IV)
cvt.s.l fd	cvt.s.l fd,fd	fd = (float)((long long) fd); (MIPS-IV)
cvt.s.w fd,fs		fd = (float)((int) fs);
cvt.s.w fd	cvt.s.w fd,fd	fd = (float)((int) fd);
cvt.l.d fd,fs		<pre>/* note 64-bit fixed point value is chosen * according to rounding mode */ fd = (long long)((double) fs); (MIPS-IV)</pre>
cvt.l.d fd	cvt.l.d fd,fd	fd = (long long)((double) fd); (MIPS-IV)
cvt.l.s fd,fs		fd = (long long)((float) fs); (MIPS-IV)
cvt.l.s fd	cvt.l.s fd,fd	fd = (long long)((float) fd); (MIPS-IV)
cvt.w.d fd,fs		/* note integer value is chosen * according to rounding mode */ fd = (int)((double) fs);
cvt.w.d fd	cvt.w.d fd,fd	fd = (int)((double) fd);
cvt.w.s fd,fs		fd = (int)((float) fs);
cvt.w.s fd	cvt.w.s fd,fd	fd = (int)((float) fd);

Convert from floating-point to integer using an explicit rounding mode: *Note: rt is used as a temporary.*

none. It is used us a	i tempor ar y.	
ceil.l.d fd,fs		fd = (long long) ceil((double) fd); (MIPS-III)
ceil.w.d fd,fs,rt	cfc1 rt,\$31 nop ori \$at,rt,3 xori \$at,\$at,1 ctc1 \$at,\$31 nop cvt.w.d fd,fs ctc1 rt,\$31	fd = ceil((double) fd);
floor.l.d fd,fs		fd = (long long)floor((double) fd); (MIPS-III)
floor.w.d fd,fs,rt	cfc1 rt,\$31 nop ori \$at,rt,3 xori \$at,\$at,0 ctc1 \$at,\$31 nop cvt.w.d fd,fs ctc1 rt,\$31	fd = floor((double) fd);
round.l.d fd,fs,rt		fd = (long long) round((double) fd); (MIPS-III)

 Table 9.8 Assembler instructions (Page 11 of 13)

	Expands To	What It Does
round.w.d fd,fs,rt	cfc1 rt,\$31 nop ori \$at,rt,3 xori \$at,\$at,2 ctc1 \$at,\$31 nop cvt.w.d fd,fs ctc1 rt,\$31	fd = round((double) fd);
trunc.l.d fd,fs		fd = (long long) ((double) fd); (MIPS-III)
trunc.w.d fd,fs,rt	cfc1 rt,\$31 nop ori \$at,rt,3 xori \$at,\$at,2 ctc1 \$at,\$31 nop cvt.w.d fd,fs ctc1 rt,\$31	fd = (int) ((double) fd);
ceil.l.s fd,fs		fd = (long long)ceil((float) fd); (MIPS-III)
ceil.w.s fd,fs,rt	see above	fd = ceil((float) fd);
floor.l.s fd,fs		fd = (long long)floor((float) fd); (MIPS-III)
floor.w.s fd,fs,rt	see above	fd = floor((float) fd);
round.l.s fd,fs,rt		fd = (long long)round((float) fd); (MIPS-III)
round.w.s fd,fs,rt	see above	fd = round((float) fd);
trunc.l.s fd,fs		fd = (long long) ((float) fd); (MIPS-III)
trunc.w.s fd,fs,rt	see above	fd = (int) ((float) fd);
Arithmetic operation (All can trap under standard fd,fs,ft	ons: some circumstances.)	
		fd = fs + ft;
add.d fd,fs	add.d fd,fd,fs	fd = fs + ft; fd += fs;
add.d fd,fs div.d fd,fs,ft	add.d fd,fd,fs	fd += fs; fd = fs/ft;
div.d fd,fs,ft div.d fd,fs	add.d fd,fd,fs div.d fd,fd,,fs	fd += fs; $fd = fs/ft;$ $fd /= fs;$
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft	div.d fd,fd,,fs	
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft mul.d fd,fs		fd += fs; $fd = fs/ft;$ $fd /= fs;$ $fd = fs*ft;$ $fd *= fs;$
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs	div.d fd,fd,,fs	$fd += fs;$ $fd = fs/ft;$ $fd /= fs;$ $fd = fs^*ft;$ $fd *= fs;$ $fd = square-root of (double)fs; (MIPS-III)$
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.d fd,fs	div.d fd,fd,,fs	fd += fs;fd = fs/ft;fd /= fs;fd = fs*ft;fd = fs;fd = square-root of (double)fs; (MIPS-III)fd = square-root of (float)fs; (MIPS-III)
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs; $fd = fs/ft;$ $fd /= fs;$ $fd = fs*ft;$ $fd = fs*ft;$ $fd = square-root of (double)fs; (MIPS-III)$ $fd = square-root of (float)fs; (MIPS-III)$ $fd = fs - ft;$
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs	div.d fd,fd,,fs	fd += fs; fd = fs/ft; fd /= fs; fd = fs*ft; fd *= fs; fd = square-root of (double)fs; (MIPS-III) fd = square-root of (float)fs; (MIPS-III) fd = fs - ft; fd -= fs;
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs;fd = fs/ft;fd /= fs;fd /= fs;fd square-root of (double)fs; (MIPS-III)fd = square-root of (float)fs; (MIPS-III)fd = fs - ft;fd -= fs;fd = 1.0/fs (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs; $fd = fs/ft;$ $fd /= fs;$ $fd = fs*ft;$ $fd = fs;$ $fd = square-root of (double)fs; (MIPS-III)$ $fd = square-root of (float)fs; (MIPS-III)$ $fd = fs - ft;$ $fd -= fs;$ $fd = 1.0/fs (float); (MIPS-IV)$ $fd = 1.0/fs (double); (MIPS-IV)$
div.d fd,fs,ft div.d fd,fs mul.d fd,fs sqrt.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs rsqrt.s fd, fs	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs; $fd = fs/ft;$ $fd /= fs;$ $fd = fs*ft;$ $fd = square$ -root of (double)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = fs - ft;$ $fd = -fs;$ $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/fs$ (double); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs,ft recip.s fd,fs recip.d fd, fs rsqrt.s fd, fs rsqrt.d fd, fs	div.d fd,fd,,fs mul.d fd,fd,fs	$fd += fs;$ $fd = fs/ft;$ $fd /= fs;$ $fd = fs^*ft;$ $fd = square$ -root of (double)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = fs - ft;$ $fd -= fs;$ $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/fs$ (double); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs rsqrt.s fd, fs madd.s fd,fr,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs;fd = fs/ft;fd /= fs;fd fa = fs*ft;fd *= fs;fd = square-root of (double)fs; (MIPS-III)fd = square-root of (float)fs; (MIPS-III)fd = fs - ft;fd -= fs;fd = 1.0/fs (float); (MIPS-IV)fd = 1.0/fs (double); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (double); (MIPS-IV)fd = 1.0/sqrt(fs) (double); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs rsqrt.d fd, fs madd.s fd,fr,fs,ft madd.d fd,fr,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs; $fd = fs/ft;$ $fd /= fs;$ $fd = fs*ft;$ $fd = square$ -root of (double)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = fs - ft;$ $fd -= fs;$ $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (double); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs rsqrt.s fd, fs rsqrt.d fd, fs madd.s fd,fr,fs,ft msub.s fd,fr,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs; $fd = fs/ft;$ $fd /= fs;$ $fd = fs*ft;$ $fd = fs*ft;$ $fd = square-root of (double)fs; (MIPS-III)fd = square-root of (float)fs; (MIPS-III)fd = fs - ft;fd = 1.0/fs (float); (MIPS-IV)fd = 1.0/fs (float); (MIPS-IV)fd = 1.0/fs (double); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (double); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) - fr (float); (MIPS-IV)$
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs,ft recip.s fd,fs recip.d fd, fs rsqrt.s fd, fs rsqrt.d fd, fs madd.s fd,fr,fs,ft msub.s fd,fr,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs;fd = fs/ft;fd /= fs;fd = fs*ft;fd = square-root of (double)fs; (MIPS-III)fd = square-root of (float)fs; (MIPS-III)fd = square-root of (float)fs; (MIPS-III)fd = fs - ft;fd -= fs;fd = 1.0/fs (float); (MIPS-IV)fd = 1.0/fs (double); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) - fr (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs rsqrt.d fd, fs madd.s fd,fr,fs,ft msub.s fd,fr,fs,ft msub.d fd,fr,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs; $fd = fs/ft;$ $fd = fs;$ $fd = fs;$ $fd = square$ -root of (double)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = fs - ft;$ $fd -= fs;$ $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (double); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs rsqrt.d fd, fs rsqrt.d fd, fs madd.s fd,fr,fs,ft msub.s fd,fr,fs,ft msub.d fd,fr,fs,ft nmadd.d fd,fr,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs	fd += fs;fd = fs/ft;fd = fs;fd = fs;fd = strt;fd *= fs;fd = square-root of (double)fs; (MIPS-III)fd = square-root of (float)fs; (MIPS-III)fd = fs - ft;fd -= fs;fd = 1.0/fs (float); (MIPS-IV)fd = 1.0/fs (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = 1.0/sqrt(fs) (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (fs * ft) - fr (float); (MIPS-IV)fd = (fs * ft) - fr (float); (MIPS-IV)fd = (fs * ft) - fr (float); (MIPS-IV)fd = (fs * ft) + fr (float); (MIPS-IV)fd = (ffs * ft) + fr (float); (MIPS-IV)fd = ((fs * ft) + fr) (float); (MIPS-IV)fd = -((fs * ft) + fr) (float); (MIPS-IV)fd = -((fs * ft) + fr) (float); (MIPS-IV)fd = -((fs * ft) + fr) (float); (MIPS-IV)
div.d fd,fs,ft div.d fd,fs,ft mul.d fd,fs,ft mul.d fd,fs sqrt.d fd,fs sqrt.s fd,fs sub.d fd,fs,ft sub.d fd,fs recip.s fd,fs recip.d fd, fs rsqrt.d fd, fs madd.s fd,fr,fs,ft msub.s fd,fr,fs,ft msub.d fd,fr,fs,ft	div.d fd,fd,,fs mul.d fd,fd,fs sub.d fd,fd,fs	fd += fs; $fd = fs/ft;$ $fd = fs;$ $fd = fs;$ $fd = square$ -root of (double)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = square$ -root of (float)fs; (MIPS-III) $fd = fs - ft;$ $fd -= fs;$ $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/fs$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (float); (MIPS-IV) $fd = 1.0/sqrt(fs)$ (double); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) - fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV) $fd = (fs * ft) + fr$ (float); (MIPS-IV)

 Table 9.8 Assembler instructions (Page 12 of 13)

Assembler	Expands To	What It Does
Conditional branc	h following test:	
bc1f label		if (!fpcond) goto label;
bc1fl label		if (!fpcond) goto label; else nullify delay slot instruction (MIPS-II)
bc1t label		if (fpcond) goto label;
bc1tl label		if (fpcond) goto label; else nullify delay slot instruction; (MIPS-II)
Move data betwee	n FP and integer register	r:
mfc1 rd,fs		/* no format conversion done, just copies * bits. Can use odd-numbered fp registers */ rd = fs;
mtc1 rs,fd		/* no format conversion done, just copies * bits. Can use odd-numbered fp registers */ fd = rs;
dmfc1 \$t2,\$f2		(MIPS-III)
dmtc1 \$t2,\$f2		(MIPS-III)
mtc1.d \$t2,\$f2	mtc1 \$t2,\$f3 mtc1 \$t3,\$f2	/* move a double value (just bits, no * conversion)from integer register pair
		*to FP reg pair */
	uctions (privileged mode	•
mfc0 rd, nn		rd = (contents of CPU control reg nn);
mtc0 rs, nn		(CPU control reg nn) = rs;
tlbr		These instructions are used to setup the TLB (memory management hardware)
tlbwi		and are described in Chapters 2 & 3.
tlbwr		
tlbpr		
eret		Used at the end of an exception routine in (MIPS-III) Next instruction is not executed (unlike in <i>rfe</i>) Do not place <i>eret</i> itself in delay slot
rfe		Used at the end of an exception routine in R3xxx Restores kernel-mode and global interrupt enable bits from the 3-level "stack" in the status register SR. See chapter 3.
cache op, addr		operate directly on primary cache; R4xxx
wait		reduce power consumption ; IDT R4600/R4650/R4700/R5000

 Table 9.8 Assembler instructions (Page 13 of 13)

ALPHABETIC LIST OF ASSEMBLER INSTRUCTIONS

In this list real hardware instructions are marked with a dagger. The instructions in this list are supported by all MIPS CPUs. Instructions uniquely supported in later ISAs are described in the next section.

List of R30xx Instructions

abs rd.rs: integer absolute value **abs.d fd.fs**[†]: FP double precision absolute value abs.s fd.fs[†]: FP single precision absolute value add rd,rs,rt imm[†]: add, trap on overflow add.d fd,fs,ft[†]: FP double precision add add.s fd,fs1,fs2[†]: FP single precision add addi rd.rs.imm[†]: add immediate, trap on overflow addiu rd.rs.imm[†]: add immediate, never trap addu rd,rs,rt imm[†]: add, never trap and rd,rs,rt imm[†]: logical AND andi rd,rs,imm[†]: logical AND immediate **b** label: PC-relative subroutine call bal label: PC-relative subroutine call **bc0f offset**[†]: branch if CPCOND input signal inactive **bc0t offset**[†]: branch if CPCOND input signal active **bc1f label**[†]: branch if FP condition bit clear bc1t label[†]: branch if FP condition bit set **beq rs,imm,label**: branch if rs == immediate value **beg rs.rt.label**[†]: branch if rs == rt begz rs.label: branch if rs is zero **bge rs,rt,label**: branch if $rs \ge rt$ (signed compare) **bge rs,imm,label**: branch if $rs \ge$ immediate value(signed compare) **bgeu rs,rt,label**: branch if rs ≥ rt (unsigned compare) **bgeu rs,imm,label**: branch if $rs \ge$ immediate value (unsigned compare) **bgez rs.label**^{\dagger}: branch if rs ≥ 0 (signed) **bgezal rs.label**^{\dagger}: branch to subroutine if rs == 0 **bgt rs,rt,label**: branch if rs > rt (signed) **bgt rs,imm,label**: branch if rs > immediate value (signed) **bgtu rs.rt.label**: branch if rs > rt (unsigned) **bgtu rs,imm,label**: branch if rs > immediate value (unsigned) **bgtz rs.label**^{\dagger}: branch if rs > 0 (signed) **ble rs,rt,label**: branch if $rs \leq rt$ (signed) **ble rs,imm,label**: branch if rs ≤ immediate value(signed) **bleu rs,rt,label**: branch if $rs \le rt$ (unsigned) **bleu rs.imm.label**: branch if $rs \leq$ immediate value(unsigned) **blez rs,label**^{\dagger}: branch if rs ≤ 0 (signed) **blt rs.rt.label**: branch rs <rt (signed) **blt rs.imm.label**: branch rs < immediate value(signed) **bltu rs,rt,label**: branch rs <rt (unsigned) **bltu rs,imm,label**: branch rs < immediate value(unsigned) **bltz rs.label**[†]: branch if rs <0 (signed) **bltzal rs,label**[†]: branch to subroutine if rs <0 (signed) **bne rs.rt.label**[†]: branch if rs not equal to rt bne rs.imm.label: branch if rs not equal to immediate value bnez rs.label: branch if rs not zero break[†]: trap with "breakpoint" Cause field c.XXX.d fs1,fs2[†]: FP compare, set FP condition (double). c.XXX.s fs1,fs2[†]: FP compare, set FP condition (single) ceil.w.d fd, fs⁺: arithmetically convert double fs to single fixed-point format and put it in fd: round to +infinity ceil.w.s fd, fs⁺: arithmetically convert single fs to single fixed-point format and put it in fd; round to +infinity cfc1 rd, crs⁺: move FP control register "crs" contents to rd ctc1 rs, crd[†]: move rs contents to FP control register "crs" cvt.X.Y fd.fs[†]: FP convert from format Y to X. Y and X can be "d" for double-precision,

"s" for single-precision, and "w" for 32-bit signed integer value held in an FP register. **div rd,rs,rt**[†]: rd = rs/rt, trap division by zero or overflow div.d fd,fs,ft[†]: FP double precision divide div.s fd,fs1,fs2[†]: FP single precision divide **divu rd,rs,rt**[†]: rd = rs/rt; trap divide by zero but not overflow dmfc1 rd,fs: move contents of FP register fs to rd and next reg flush rd.offset(rs): same as lwr floor.w.d fd, fs⁺: arithmetically convert double fs to single fixed-point format and put it in fd; round to -infinity floor.w.s fd, fs⁺: arithmetically convert single fs to single fixed-point format and put it in fd; round to -infinity invalidate rs2,offset(rs1): same as swr **j label**[†]: jump to label j rs: indirect jump to address stored in rs jal label[†]: call subroutine at label (return address in ra/\$31) jal rd,label: call subroutine but put return address in rd jalr rs[†]: call subroutine who's address is in rs (return in ra/\$31) jalr rd,rs[†]: call subroutine at rs but put return address in rd **ir rs**[†]: indirect jump to address stored in rs 1.d fd, offset(rs): load 64 bits to FP register l.s fd, offset(rs): load 32 bits to FP register la rd,label: load rd with address of label lb rd,offset(rs)[†]: load byte from memory and sign-extend lbu rd.offset(rs)[†]: load byte from memory and zero-extend lcache rd.offset(rs): same as lwl Ih rd,offset(rs)[†]: load half-word (16bits) from memory and sign-extend lhu rd,offset(rs)[†]: load half-word (16bits) from memory and sign-extend li rd,imm: load constant value "imm" into rd li.d rt, imm: load 64-bit FP constant to general register li.d fd, imm: load 64-bit FP constant to FP register li.s rt, imm: load 32-bit FP constant to general register li.s fd, imm: load 32-bit FP constant to FP register lui rd,imm[†]: load "imm" into the high bits of rd, zeroing low bits lw rd,offset(rs)[†]: load word (32bits) into register lwu rd,offset(rs)[†]: load unsigned word (32bits) into register lwc1 fd,offset(rs)[†]: load 32bits from memory to FP register lwl rd,offset(rs)[†]: load word left, used for unaligned loads. lwr rd,offset(rs)[†]: load word right, used for unaligned loads. mfc0 rd, crs[†]: move contents of CPU control register crs to rd mfc1 rd,fs[†]: move contents of FP register fs to rd mfhi rd[†]: put multiply result high word or divide's remainder in rd **mflo rd**[†]: put multiply result low word or divide result in rd mov.d fd,fs[†]: move FP double from fs to fd mov.s fd,fs[†]: move FP single from fs to fd move rd,rs: move data from register rs to rd mtc0 rs, crd[†]: put contents of rs into CPU control register crd mtc1 rs,fd[†]: put bits from rs into FP register mtc1.d \$t2,\$f2: put 64 bits from register pair starting at rs to FP register mthi rs†: put contents of rs into multiply unit "hi" register mtlo rs[†]: put contents of rs into multiply unit "lo" register **mul rd,rs,rt**: rd = rs*rt, signed multiply, no overflow trap **mul rd,rs,imm**: rd = rs*immediate value, signed multiply, no overflow trap **mul.d fd,fs,ft**[†]: FP double precision multiply **mul.s fd.fs1.fs2**[†]: FP single precision multiply **mulo rd,rs,rt**: rd = rs*rt, signed, will trap if overflows **mulo rd,rs,imm**: rd = rs*immediate value, signed, will trap if overflows **mulou rd,rs,rt**: rd = rs*rt unsigned, will trap if overflows **mulou rd,rs,imm**: rd = rs*immediate value unsigned, will trap if overflows mult rs,rt[†]: start multiplying rs*rt as signed values **multu rs1, rs2**[†]: start multiplying rs*rt as unsigned values **neg rd,rs**: rd = -rs, trap on overflow **neg.d fd,fs** \dagger : fd = -fs, double FP, never traps

neg.s fd.fs[†]: fd = -fs, single FP, never traps **negu rd.rs**: rd = -rs, no overflow check **nor rd,rs,rt**[†]: rd = logical NOR of rs and rt **nor rt,rs,imm**: rd = logical NOR of rs and immediate value not rd,rs: rd = ~rs, logical NOT or rd,rs,rt imm[†]: rd = rs | rt, logical OR ori rd,rs,imm[†]: logical OR, immediate form (don't need to code this) **rem rd,rs,rt**: rd = remainder of rs/rt, signed, trap divide by zero and overflow **rem rd,rs,imm**: rd = remainder of rs/immediate value, signed, trap divide by zero and overflow **remu rd,rs,rt**: rd = remainder of rs/rt, unsigned, trap divide by zero **remu rd,rs,imm**: rd = remainder of rs/immediate value, unsigned, trap divide by zero **rfe**[†]: restores CPU status register at end of exception processing **rol rd,rs,rt**: rd = rs rotated left by rt **rol rd.rs.imm**: rd = rs rotated left by immediate value **ror rd.rs.rt**: rd = rs rotated right by rt **ror rd,rs,imm**: rd = rs rotated right by immediate value round.w.d fd, fs[†]: arithmetically convert double fs to single fixed-point format and put it in fd; round to nearest round.w.s fd, fs[†]: arithmetically convert single fs to single fixed-point format and put it in fd: round to nearest **s.d fs.offset(rs)**: store 64 bits from FP register **s.s fs,offset(rs)**: store 32 bits from FP register **sb rs2,offset(rs1)**[†]: store byte to memory scache rs2,offset(rs1): same as swl **seq rd.rs.rt**: set rd to 1 if rs == rt, 0 otherwise seq rd,rs,imm: set rd to 1 if rs == immediate val, 0 otherwise **sge rd,rs,rt**: set rd to 1 if $rs \ge rt$ (signed), 0 otherwise **sge rd,rs,imm**: set rd to 1 if rs \geq imm val(signed), 0 otherwise **sgeu rd,rs,rt**: set rd to 1 if rs \geq rt (unsigned), 0 otherwise **sgeu rd,rs,imm**: set rd to 1 if rs \geq immediate value (unsigned), 0 otherwise sgt rd.rs.rt: set rd to 1 if rs > rt (signed), 0 otherwise **sgt rd,rs,imm**: set rd to 1 if rs > immediate value(signed), 0 otherwise **sgtu rd,rs,rt**: set rd to 1 if rs > rt (unsigned), 0 otherwise **sgtu rd,rs,imm**: set rd to 1 if rs > immediate value(unsigned), 0 otherwise sh rs2,offset(rs1)[†]: store half-word (16bits) to memory **sle rd,rs,rt**: set rd to 1 if rs \leq rt (signed), 0 otherwise **sle rd.rs.imm**: set rd to 1 if $rs \leq$ immediate value(signed), 0 otherwise **sleu rd,rs,rt**: set rd to 1 if rs \leq rt (unsigned), 0 otherwise **sleu rd.rs.imm**: set rd to 1 if $rs \leq$ immediate value (unsigned). 0 otherwise **sll rd,rs,rt**[†]: rd = rs shifted left (bigger) by rt (max 31) **sllv rd,rs1,rs2**[†]: rd = rs shifted left (bigger) by rt (max 31) slt rd,rs,rt imm[†]: set rd to 1 if rs <rt imm (unsigned), 0 otherwise **slti rd,rs,imm**[†]: set rd to 1 if rs <imm (signed), 0 otherwise sltiu rd,rs,imm[†]: set rd to 1 if rs <imm (unsigned), 0 otherwise sltu rd,rs,rt imm[†]: set rd to 1 if rs <rt imm (unsigned), 0 otherwise sne rd,rs,rt: set rd to 1 if rs not equal to rt, 0 otherwise sne rd,rs,imm: set rd to 1 if rs not equal to immediate value, 0 otherwise **sra rd,rs,rt**[†]: rd = rs shifted right by rt, sign bit propagates down **srav rd.rs.rt**[†]: rd = rs shifted right by rt, sign bit propagates down **srl rd,rs,rt**[†]: rd = rs shifted right by rt, zeroes from top **srlv rd,rs,rt**[†]: rd = rs shifted right by rt, zeroes from top **sub rd,rs,rt_imm**[†]: rd = rs - rt_imm, trap if overflows sub.d fd,fs,ft[†]: FP double precision subtract **sub.s fd,fs1,fs2**[†]: FP single precision subtract **subu rd.rs.rt** \dagger : rd = rs – rt, no trap on overflow **subu rd,rs,imm**: rd = rs – immediate value, no trap on overflow **sw rs2,offset(rs1)**[†]: store word (32 bits) to memory swc1 fs, offset(rs)[†]: store FP register value to memory swl rs2,offset(rs1)[†]: store word left, used for unaligned stores swr rs2,offset(rs1)[†]: store word right, used for unaligned stores syscall[†]: trap with a "syscall" cause value

tlbp[†]: TLB (memory management unit) maintenance instruction

tlbr[†]: TLB (memory management unit) maintenance instruction

tlbwi†: TLB (memory management unit) maintenance instruction

tlbwr[†]: TLB (memory management unit) maintenance instruction

trunc.w.d fd, fs[†]: arithmetically convert double fs to single fixed-point format and put it in fd; round to zero

trunc.w.s †: arithmetically convert single fs to single fixed-point format and put it in fd; round to zero

xor rd,rs,rt_imm[†]: rd = bitwise exclusive-OR of rs and rt_imm xori rd,rs,imm[†]: explicit immediate form of "xor"

ALPHABETIC LIST OF R4xxx ASSEMBLER INSTRUCTIONS

In addition to the instructions in the previous section, the R4xxx CPUs support the following instructions.

List of R4xxx Instructions

bcztl label†: branch if COP "z" condition signal true, else nullify delay slot instruction; "z" = 1 for FPU

bczfl label†: branch if COP "z" condition signal false likely, else nullify delay slot instruction; "z" = 1 for FPU

beql rs, rt, label[†]: branch if rs == rt, else nullify delay slot instruction

beql rs, imm, label \dagger : branch if rs == immediate value, else nullify delay slot instruction **bgel rs, rt, label**: branch if rs \geq rt(signed); else nullify delay slot instruction

bgel rs, imm, label: branch if $rs \ge$ immediate value (signed); else nullify delay slot instruction

bgeul rs,rt,label: branch if $rs \ge rt$ (unsigned compare); else nullify delay slot instruction **bgeul rs,imm,label**: branch if $rs \ge immediate$ value (unsigned compare); else nullify delay slot instruction

bgezall rs, label[†]: unconditionally put return address in r31 and branch if $rs \ge 0$ (signed); else nullify delay slot instruction

bgezl rs, label[†]: branch if $rs \ge 0$ (signed); else nullify delay slot instruction **bgtl rs,rt,label**: branch if rs > rt (signed); else nullify delay slot instruction **bgtl rs,imm,label**: branch if rs > immediate value (signed); else nullify delay slot instruction

bgtul rs,rt,label: branch if rs > rt (unsigned); else nullify delay slot instruction **bgtul rs,imm,label**: branch if rs > immediate value (unsigned); else nullify delay slot instruction

bgtzl rs, label[†]: branch if rs > 0 (signed); else nullify delay slot instruction **blel rs,rt,label**: branch if $rs \le rt$ (signed); else nullify delay slot instruction **blel rs,imm,label**: branch if $rs \le immediate$ value(signed); else nullify delay slot instruction

bleul rs,rt,label: branch if $rs \le rt$ (unsigned); else nullify delay slot instruction **bleul rs,imm,label**: branch if $rs \le immediate value(unsigned)$; else nullify delay slot instruction

blezl rs, label \dagger : branch if rs ≤ 0 (signed); else nullify delay slot instruction **bltl rs,rt,label**: branch rs <rt (signed); else nullify delay slot instruction **bltl rs,imm,label**: branch rs < immediate value(signed); else nullify delay slot instruction

blul rs,rt,label: branch rs < rt (unsigned); else nullify delay slot instruction **blul rs,imm,label**: branch rs < rt (unsigned); else nullify delay slot instruction **blul rs,imm,label**: branch rs < immediate value(unsigned); else nullify delay slot instruction

bltzall rs, label \dagger : unconditionally put return address in *r31* and branch if rs < 0 (signed); else nullify delay slot instruction

bltzl rs, label †: branch if rs < 0 (signed); else nullify delay slot instruction **bnel rs, rt, label** †: branch if rs not equal to rt; else nullify delay slot instruction **bnel rs, imm, label** †: branch if rs not equal to immediate value; else nullify delay slot instruction

cache op, offset(rs)[†]: perform an operation on primary cache

ceil.l.d fd, fs †: arithmetically convert double fs to 64-bit fixed-point format and put it in fd; round to +infinity

ceil.l.s fd, fs†: arithmetically convert single fs to 64-bit fixed-point format and put it in fd; round to +infinity

cvt.d.l fd, fs[†]: FP convert from 64-bit fixed format to double

cvt.d.l fd: FP convert from 64-bit fixed format to double

cvt.s.l fd, fs[†]: FP convert from 64-bit fixed format to single

cvt.s.l fd: FP convert from 64-bit fixed format to single

cvt.l.d fd, fs[†]: FP convert from double to 64-bit fixed format

cvt.l.d fd: FP convert from double to 64-bit fixed format

cvt.l.s fd, fs[†]: FP convert from single to 64-bit fixed format

cvt.l.s fd: FP convert from single to 64-bit fixed format

dadd rd, rs, rt[†]: doubleword add, trap on overflow

dadd rt, rs, imm: doubleword add immediate, trap on overflow **daddi rt, rs, imm**[†]: doubleword add immediate, trap on overflow

daddiu rt, rs, imm[†]: doubleword unsigned add immediate, never trap daddu rd, rs, rt[†]: doubleword unsigned add, never trap daddu rt, rs, imm: doubleword unsigned add immediate, never trap **ddiv rs, rt**⁺: divide rs by rt, both signed, never trap, result in LO special register, remiander in HI special register **ddiv rd, rs, rt**: divide rs by rt, both signed, never trap, result in rd, remiander in HI special register **ddiv rd, rs, imm:** divide rs by immediate value, both signed, never trap, result in rd, remiander in HI special register ddivu rs, rt⁺: divide rs by rt, both unsigned, never trap, result/remainder in special registers LO/HI ddivu rd, rs, rt: divide rs by rt, both unsigned, never trap, result in rd, remiander in HI special register ddivu rd, rs, imm: divide rs by immediate val, both unsigned, never trap, result in rd, remiander in HI special register **dmfcz rt, rd**⁺: move doubleword from register rd of coprocessor "z" to general register rt **dmtcz rt, rd**[†]: move doubleword from general register rt to register rd of coprocessor "z" **dmul rd,rs,rt**: start multiplying rs*rt as double signed values dmul rd, rs, imm: start multiplying rs*immediate value as double signed values **dmulo rd.rs.rt**: rd = rs*rt, double signed values, will trap on overflows **dmulou rd,rs,rt**: rd = rs*rt, double unsigned values, will trap on overflows **dmult rs, rt**[†]: start multiplying rs*rt as double signed values dmultu rs, rt[†]: start multiplying rs*rt as double unsigned values **dneg rd.rs**: rd = -rs, double values, trap on overflow **dnegu rd,rs**: rd = -rs, double values, no trap check drem rd,rs,rt: rd = remainder of rs/rt, signed double, trap divide by zero and overflow **drem rd,rs,imm**: rd = remainder of rs/immediate value, signed double, trap divide by zero and overflow **dremu rd,rs,rt**: rd = remainder of rs/rt, unsigned double, trap divide by zero **dremu rd,rs,imm**: rd = remainder of rs/immediate value, unsigned double, trap divide by zero dsll rd, rt, sa[†]: shift left contents of rt by sa bits and put result in rd, insert zeros in low order bits dsll rd, rt, rs: similar to dsll above, shift amount in lowest 6 bits of rs dsllv rd, rt, rs[†]: similar to dsll above, shift amount in lowest 6 bits of rs dsll32 rd, rt, sa⁺: similar to dsll above, shift amount is 32+sa bits dsra rd, rt, sa[†]: shift right contents of rt by sa bits, put result in rd, sign extend high order bits dsra rd, rt, rs: similar to dsra above, shift amount in lowest 6 bits of rs dsrav rd, rt, rs[†]: similar to dsra above, shift amount in lowest 6 bits of rs dsra32 rd, rt, sa[†]: similar to dsra above, shift amount is 32+sa bits dsrl rd, rt, sa⁺: shift right contents of rt by sa bits and put result in rd, insert zeros in low order bits dsrl rd, rt, rs: similar to dsrl above, shift amount in lowest 6 bits of rs dsrlv rd, rt, rs[†]: similar to dsrl above, shift amount in lowest 6 bits of rs dsrl32 rd, rt, sa⁺: similar to dsrl above, shift amount is 32+sa bits **dsub rd, rs, rt**[†]: doubleword subtract rd = rs - rt, trap on overflow **dsub rd, rs, imm**: doubleword subtract rd = rs - immediate value, trap on overflow **dsubu rd, rs, rt**[†]: doubleword unsigned subtract rd = rs - rt, never trap **dsubu rd, rs, imm**: doubleword unsigned subtract rd = rs -immediate value, never trap eret †: return from interrupt, exception or error trap floor.l.d fd, fs[†]: arithmetically convert double fs to 64-bit fixed-point format and put it in fd; round to -infinity floor.l.s fd, fs[†]: arithmetically convert single fs to 64-bit fixed-point format and put it in fd: round to -infinity ld rt, offset(rs)[†]: load doubleword(64bits) into register rt ldcz rt, offset(rs)[†]: load doubleword(64bits) into register rt of coprocessor "z" Idl rt, offset(base)[†]: load doubleword left, used for unaligned loads ldr rt, offset(base) †: load doubleword right, used for unaligned loads **ll rt, offset(base)**[†]: load linked word into rt, implicitly performs a SYNC operation **lld rt, offset(base)**[†]: load linked doubleword into rt, implicitly performs a SYNC operation mad rs, rt⁺: R4650 only; signed; (hi-lo) = (hi-lo) + rs^{*}rt

madu rs, rt^{\dagger}: R4650 only; unsigned; (hi-lo) = (hi-lo) + rs^{*}rt mul rd, rs, rt⁺: R4650 only; rd=rs^{*}rt (all 32 bits only) round.l.d fd, fs[†]: arithmetically convert double fs to 64-bit fixed-point format and put it in fd: round to nearest round.l.s fd, fs⁺: arithmetically convert single fs to 64-bit fixed-point format and put it in fd: round to nearest sc rt, offset(base)[†]: store conditional word from general register rt, implicitly performs a SYNC operation scd rt, offset(base)[†]: store conditional doubleword from general register rt, implicitly performs a SYNC operation sd rt. offset(base)[†]: store doubleword (64bits) into register rt sdcz rt, offset(base)[†]: store doubleword (64bits) into register rt of coprocessor "z" sdl rt, offset(base) +: store doubleword left, used for unaligned loads sdr rt, offset(base)[†]: store doubleword right, used for unaligned loads sqrt.d fd, fs[†]: square root of double fs put in fd sqrt.s fd, fs[†]: square root of single fs put in fd sync †: in multiprocessor environment, finish all loads/stores fetched upto this point before allowing further loads/stores teq rs, rt [†]: trap if rs equals rt teq rs, imm: trap if rs equals immediate value teqi rs, imm[†]: trap if rs equals sign-extended immediate value **tge rs, rt** \dagger : trap if signed rs \geq rt **tge rs, imm**: trap if signed rs \geq immediate value **tgei rs, imm**^{\dagger}: trap if signed rs \geq immediate value **tgeiu rs, imm**^{\dagger}: trap if unsigned rs \geq immediate value **tgeu rs, rt**^{\dagger}: trap if unsigned rs \geq rt **tgeu rs, imm**: trap if unsigned $rs \ge$ immediate value **tlt rs. rt**[†]: trap if signed rs < rt **tlt rs, imm**: trap if signed rs < immediate value **tlti rs, imm**[†]: trap if signed rs < immediate value **tltiu rs, imm**[†]: trap if sign extended rs < immediate value **tltu rs, rt**⁺: trap if unsigned rs < rt tltu rs, imm: trap if unsigned rs <immediate value **tne rs. rt**[†]: trap if rs is not equal to rt tne rs, imm: trap if rs is not equal to immediate value tnei rs, imm[†]: trap if rs is not equal to sign extended immediate value trunc.l.d *†*: arithmetically convert double fs to 64-bit fixed-point format and put it in fd; round to zero trunc.l.s †: arithmetically convert single fs to 64-bit fixed-point format and put it in fd; round to zero wait *†*: reduce power consumption by halting the pipeline

ALPHABETIC LIST OF R5000 ASSEMBLER INSTRUCTIONS

In addition to the instructions in the previous section, the R5000 CPUs support the following instructions. Hardware instructions are identified with a dagger.

List of R5000 Instructions

ldxcl fd,index(base)†:	load doubleword from memory to FPR using GPR+GPR
lwxcl fd,index(base)†:	addressing load word from memory to FPR using GPR+GPR addressing
madd.d fd,fr,fs,ft†:	double precision multiply-add and write result to fd
madd.s fd,fr,fs,ft†:	single precision multiply-add and write result to fd
msub.d fd,fr,fs,ft†:	double precision multiply-subtract
msub.s fd,fr,fs,ft†:	single precision multiply-subtract
movf.d fd,fs,cc†:	conditional fp move: if cc=0, fd=fs (double precision)
movf.s fd,fs,cc†:	conditional fp move: if cc=0, fd=fs (single precision)
movn rd,rs,rt†:	conditional move: if $rt\pi 0$, move 'rs' to 'rd'
movn.d fd,fs,rt†:	conditional fp move: if GPR rt π 0, fd=fs (double precision)
movn.s fd,fs,rt†:	conditional fp move: if GPR $rt\pi 0$, fd=fs (single precision)
movt.d fd,fs,cc†:	conditional fp move: if cc=0, fd=fs (double precision)
movt.s fd,fs,cc†:	conditional fp move: if cc=0, fd=fs (single precision)
movz rd,rs,rt†:	conditional move: if rt=0, move 'rs' to 'rd'
movz.d fd,fs,rt†:	conditional move: if GPR rt=0, fd=fs (double precision)
movz.s fd,fs,rt†:	conditional move: if GPR rt=0, fd=fs (single precision)
nmadd.d fd,fr,fs,ft†:	negated multiply-add (double precision)
nmadd.s fd,fr,fs,ft†:	negated multiply-add (single precision)
nmsub.d fd,fr,fs,ft†:	negated multiply-subtract (double precision)
nmsub.s fd,fr,fs,ft†:	negated multiply-subtract (single precision)
recip.d fd,fs†:	double precision approximate reciprocal of fs
recip.s fd,fs†:	single precision approximate reciprocal of fs
rsqrt.d fd,fs†:	double precision approximate reciprocal sqrt of fs
rsqrt.s fd,fs†:	single precision approximate reciprocal sqrt of fs
<pre>sdxcl fs, index(base)†:</pre>	store doubleword from FP register into memory using
swxcl fs, index(base)†:	GPR+GPR addressing store word from FP register into memory using GPR+GPR addressing
	5

9 - 42



C PROGRAMMING

An efficient C run-time environment relies on conventions (enforced by compilers and assembly language programmers) about register usage within C-compatible functions.

THE STACK, SUBROUTINE LINKAGE, PARAMETER PASSING

Many MIPS programs are written in mixed languages—for embedded systems programmers, this is most likely to be a mix of C and assembler.

MIPS Corporation established a set of conventions about how to pass arguments to functions (pass parameters to subroutines), and how to return values from functions.

These complex conventions start off quite simply: all arguments are allocated space in a data structure on the stack, but the first few arguments are placed in CPU registers and the stack contents left undefined. In practice, this optimization means that for most function calls the arguments are all passed in registers; but the stack data structure is the best starting point for understanding the process.

Stack argument structure

The MIPS hardware does not directly support a stack, but the calling convention defines one. The stack grows downwards and the current stack bottom is kept in register *sp* (alias \$29). Any OS which is providing protection and security will make no assumptions about the user's stack, and the value of *sp* doesn't really matter except at the point where a function is called. But it is conventional to keep *sp* at or below the lowest stack location your function has used.

At the point where a function is called, *sp* must be 8-byte aligned (not required by R3xxx CPU hardware, but defined to simplify compatibility and part of the rules).

To call a subroutine according to the MIPS standard, the caller creates a data structure on the stack to hold the arguments and sets *sp* to point to it. The first argument (left-most in the C source) is lowest in memory. A *word* in the MIPS architecture is 32 bits long. Each argument is expanded to at least 1 word. *Double* (double-precision floating point) values are aligned on an 8-byte boundary (as are data structures which contain a *double* field).

The argument structure really does look like a C *struct*, but there are two differences:

- There are always at least 4 words worth of bytes in the structure, even if the arguments would fit in less;
- each partial word (*char* or *short*) argument appears in the structure as what is effectively an *int* (word length) in memory. This does not apply to partial-word fields inside a *struct* argument.

Which arguments go in which registers?

Arguments assigned in the first 4 words of the argument structure are passed in registers, and the caller can and does leave the first 4 words worth of bytes in the structure undefined. The called function can save the values back in memory if it needs to reconstruct memory-held arguments. The four words of register argument values go in *a0* through *a3* respectively (\$4 through \$7), except where the caller can be sure that the data would be better loaded into floating point (FP) registers:

- Unless the first argument takes a FP value, the FP registers are not used. This ensures that traditional functions like *printf* still work, although the number and type of arguments are variable. Moreover, it is relatively harmless: the majority of simple FP routines take only FP arguments.
- Only two FP values may be passed in registers: and will be in FP registers \$f12 and \$f14 (implicitly using \$f13 and \$f15 for double-precision values).

Two *doubles* occupy 4 words, which is all the data expected to be in registers. Historically, functions with lots of single-precision arguments are not frequent enough to make another rule.

If a function returns a structure type, then the return-value convention involves the invention of a pointer as the implicit first argument before the first (visible) argument; this is described in detail below.

Note that the following examples assume 32-bit word size. For 64-bit word size, all addresses would be doubled (the stack pointer increments would be by 8 instead of by 4 as shown below).

Examples from the C library

thesame = strncmp("bear", "bearer", 4);

Leads to an argument structure whose fields are allocated as:


Location	Contents	In register
sp+12	<undefined></undefined>	-
sp+8	4	a2
sp+4	address of "bearer"	a1
sp+0	address of "bear"	a0

There are less than 4 words of arguments, so they all fit in registers. That seems like a complex way of deciding to put three arguments into the usual registers. However, its value is clearer in the case of something a bit more tricky from the math library:

double ldexp (double, int);

y = ldexp(x, 23); /* y = x * (2**23) */

The arguments come out as



Passing Structures

C allows the programmer to use structure types as arguments (it is much more common practice to pass pointers to structures instead, but the language supports both). In MIPS the structure forms part of the "argument structure". In the following example:

struct thing {		
char letter;		
short count;		
int value;		
} = {"z", 46, 100000};		

(void) processthing (thing);


Location	Contents			In register
sp+4	100000			a1
sp+0	"z"	<pad></pad>	46	a0

In a big-endian CPU, the result of this is that the *char* value in the structure should end up in the most-significant 8 bits of the argument register, but packed together with the *short*.

How printf() and varargs work

Consider this example, which assumes 32-bit registers:

printf ("length = %f, width = %f, num = %dn", 1.414, 1.0, 12);



Note:

- The padding at *sp* +4 is required to get correct alignment of the *double* values (the C rule is that floating point arguments are always passed as double unless the programmer explicitly asks otherwise with a typecast or function prototype).
- Because the first argument is not a floating point value, the compiler doesn't use an FP register for the second argument either. The data will instead be loaded into the two registers *a2* and *a3*.

The *printf*() subroutine is defined with the "stdarg" or "varargs" macro package, which provides a portable cover for the register and stack manipulation involved. The *printf* routine picks off the arguments by taking the address of the first or second argument, and then can advance up the argument structure to find further arguments.

However, the macro package also has to persuade the C compiler to copy *a0* through *a3* into their "shadow" locations in the argument structure. Some compilers will detect the use of the address of an argument and take the hint; ANSI C compilers should react to "…" in the function definition; others may need a "pragma".

This should clarify the value of placing the *double* value into the integer registers; that way "stdarg" and the compiler can just store the registers *aO*- *a3* into the first 16 bytes of the argument structure, regardless of the type or number of the arguments.

Returning value from a function

An integer or pointer return value will be in register v0 (\$2). Register v1 (\$3) is reserved by the MIPS ABI but many compilers don't use it. However, expect it to be used for returning 64-bit integer values in certain compilers (probably as a *long long* data type).

Any floating point result comes back in register *\$f0* (implicitly using *\$f1* if the value is double precision).

If a function is declared in C as returning a structure value, that value is not returned in registers. Instead an additional implicit argument, a pointer to a caller-supplied structure template, is prepended to the explicit arguments; and the called function copies its return value to the template. Following the normal rules for arguments, the "implicit" first argument will be in register *a0* when the function is called. On return *v0* points to the returned structure, too.

Stack-frame allocation

Functions can be divided into three classes; three different approaches satisfy most programming needs.

Leaf functions

Functions which contain no calls to other functions are called *leaf* functions. Because of this, they don't have to worry about setting up argument structures and can safely maintain data in the non-preserved registers t0 - t7, a0 - a3 and v0 - v1, t8 - t9, and AT and may use the stack for storage if required. They can leave the return address in register *ra* and return directly to it.

Most functions written in assembler for tuning reasons, or as convenience functions for accessing features not visible in C, will be leaf functions. The declaration of such a function is very simple. For example:

Most toolchains can pass assembler source code through the C macro pre-processor before assembling it. The files *<idtc/asm.h>* and *<idtc/ regdef.h>* include useful macros (like LEAF and END, above) for declaring global functions and data; they also allow the use of software register names, e.g. *a0* instead of *\$4*. If using the MIPS Corp. toolchain, for example, the above fragment would be expanded to:

```
.globl myleaf
.ent myleaf,0
...
<system specific code goes here>
```

j \$31 .end myleaf

Other toolchains may have different definitions for these macros, as appropriate to their needs.

Non-leaf functions

Non-leaf functions are those which contain calls to other functions. Normally the function starts with code (the "function prologue") to reset *sp* to the low-water mark of argument structures for any functions which may be called, and to save the incoming values of any of the registers s0 - s8 which the function uses. Stack locations must also be reserved for *ra*, automatic (i.e. stack-based local) variables, and any further registers whose value this function needs preserved over its own calls (if the values of the argument registers a0 - a3 need to be preserved, they can be saved into their standard positions on the "argument structure").

Note that, since *sp* is set only once (in the function prologue) all stackheld locations can be referenced by fixed offsets from *sp*.

This is illustrated in the non-leaf function listed below, in conjunction with the picture of the stackframe in Figure 10.1.




Figure 10.1. Stackframe for a non-leaf function

```
sw s0,myfunc_frmsz-12(sp)
                 0x00300000, -16
         .fmask
                  $f20,myfunc_frmsz-24(sp)
         s.d
         <your code goes here, e.g>
         # local = otherfunc (arg5, arg2, arg3, arg4, arg1)
                  a0,16(sp)
                                              # \arg 5 (out) = \arg 1 (in)
         SW
         lw
                  a0,myfunc_frmsz+16(sp)# arg1 (out) = arg5 (in)
                  otherfunc
         jal
                  v0,myfunc_frmsz-4(sp)# local = result
         sw
         l.d $f20,myfunc frmsz-24(sp)
         lw s0,myfunc_frmsz-12(sp)
         lw ra,myfunc_frmsz-8(sp)
         addu
                  sp,myfunc_frmsz
         jr ra
END(myfunc)
```

Analyzing the above example, one step at a time:

```
#
# myfunc (arg1, arg2, arg3, arg4, arg5)
#
```

The function myfunc expects five arguments: on entry the first four of these will be in registers a0 - a3, and the fifth will be at sp+16.

framesize = locals + regsave (ra,s0) + pad + fregsave (f20/21) + args + pad myfunc_frmsz= 4 + 8 + 4 + 8 + 20 + 4

The total frame size is calculated as follows:

- *locals (4 bytes)*: keep one local variable on the stack, rather than in a register; the example may need to pass the address of the variable to another function.
- *regsave (8 bytes)*: save the return address register *ra*, because this function calls another function; this function also plans to use the *callee-saved* register *s0*.
- *pad (4 bytes)*: the rules say that double precision floating-point must by 8-byte aligned, so add one word of padding to align the stack.
- *fregsave (8 bytes)*: the function plans to use *\$f20*, which is one of the *callee-saved* floating-point registers.
- *argsize (20 bytes)*: this function is going to call another function which needs five argument words; this size must never be less than 16 bytes if a nested function is called, even if it takes no arguments.
- *pad (4 bytes)*: the rules say that the stack pointer must always be 8-byte aligned, so add another word of padding to align it.

NESTED(myfunc, myfunc_frmsz, zero) subu sp,myfunc_frmsz

In the MIPS Corp. toolchain this would be expanded to:

.globl	myfunc
.ent	myfunc,0
.frame	\$29,myfunc_frmsz,\$0
subu	\$29,myfunc_frmsz

This declares the start of the function, and makes it globally accessible. The **.frame** function tells the debugger the size of stack frame to be created, and finally the **subu** instruction creates the stack frame itself. .mask 0x80010000, -4 sw ra,myfunc_frmsz-8(sp) sw s0,myfunc_frmsz-12(sp)

The function must save the return address and any *callee-saved* integer registers used, in the stack frame. The **.mask** directive tells the debugger which registers will be saved(*\$31* and *\$20*), and the offset from the top of the stack frame to the top of the save area: this corresponds to *regoffs*. The **sw** instructions then save the registers: the higher the register number, the higher up the stack it is placed (i.e. the registers are saved in order).

.fmask 0x00300000, -16 s.d \$f20,myfunc_frmsz-24(sp)

The code then does the same thing for the *callee-saved* floating-point registers *\$f20* and (implicitly) *\$f21*. The **.fmask** offset corresponds to *fregoffs*, i.e. local variable area + integer register save area + padding word.

<pre># local = otherfunc (arg5, arg2, arg3, arg4, arg1)</pre>			
SW	a0,16(sp)	# arg5 (out) = arg1 (in)	
lw	a0,myfunc_frmsz+16(sp)	# arg1 (out) = arg5 (in)	
jal	otherfunc		

This program calls the function otherfunc. Its arguments 2 to 4 are the same as this programs' arguments 2 to 4, so these can pass straight through without being moved. However, the code must swap argument 5 and argument 1, so it copies:

- its input arg1 (in register a0) to the arg5 position in the outgoing argument build area (new sp + 16).
- its input arg5 (at old *sp* + 16) to outgoing argument 1 (register *a0*).
 - sw v0,myfunc_frmsz-4(sp)# local = result

The return value from otherfunc is stored in the local (automatic) variable, allocated the top 4 bytes of the stack frame.

l.d \$f20,myfunc_frmsz-24(sp) lw s0,myfunc_frmsz-12(sp) lw ra,myfunc_frmsz-8(sp) addu sp,myfunc_frmsz jr ra END(myfunc)

Finally the function epilogue reverses the prologue operations: restores the floating-point, integer and return address registers; pops the stack frame; and returns.

Functions needing run-time computed stack locations

In some languages dynamic variables can be created whose size varies at run-time. Some C compilers support this, by using the library function *alloca*. This means that *sp* has been lowered by an amount unknown at compile time, so the compiler can't use it to reach stack locations. In this case, the function prologue uses another register, *s8*, also known as *fp*, and points it to the post-prologue value of *sp*.

Since *fp* is one of the saved registers, the prologue must also save its old value. In the function body, all stack location references to automatic variables, and saved-register positions are made via *fp*. But when calling other functions, and putting data into the argument structure, that will be done with relation to *sp*.

When creating space with *alloca* the address returned is actually a bit higher than *sp*, since the compiler has still reserved space for the largest argument structure required by any function call.

This example is a slightly modified version of the function used in the last section, with the addition of a "call" to *alloca*.

```
#include <idtc/asm.h>
#include <idtc/regdef.h>
# myfunc (arg1, arg2, arg3, arg4, arg5)
Ħ
# framesize = locals + regsave (ra,s8,s0) + fregsave (f20/21) + args + pad
myfunc_frmsz = 4 + 12 + 8 + (5 * 4) + 4
         .globl
                  myfunc
                  myfunc,0
         .ent
                  fp,myfunc_frmsz,$0
         .frame
         subu
                  sp,myfunc_frmsz
                  0xc0010000, -4
         .mask
         sw ra,myfunc_frmsz-8(sp)
         sw fp,myfunc_frmsz-12(sp)
         sw s0,myfunc_frmsz-16(sp)
                  0x00300000, -16
         .fmask
                  $f20,myfunc_frmsz-24(sp)
         s.d
                                                       # save bottom of fixed frame
         move
                  fp,sp
         # t6 = alloca (t5)
         addu
                                                       # make sure that size
                  t5,7
         and
                  t5,~7
                                                       # is multiple of 8
                                                       # allocate stack
         subu
                  sp,t5
         addu
                  t6,sp,20
                                                       # leave room for args
         ...
         <your code goes here, e.g>
         # local = otherfunc (arg5, arg2, arg3, arg4, arg1)
                  a0.16(sp)
                                              # \arg 5 (out) = \arg 1 (in)
         sw
         lw
                  a0,myfunc_frmsz+16(fp)# arg1 (out) = arg5 (in)
         jal
                  otherfunc
                  v0,myfunc_frmsz-4(fp)# local = result
         SW
         •••
         move
                  sp,fp
                                                       # restore stack pointer
         l.d $f20,myfunc_frmsz-24(sp)
         lw s0,myfunc_frmsz-16(sp)
         lw fp,myfunc_frmsz-12(sp)
         lw ra,myfunc_frmsz-8(sp)
         addu
                  sp.myfunc frmsz
         jr ra
END(myfunc)
```

There are a few notable differences from the previous example:

globl	myfunc
ent	myfunc,0
frame	fp,myfunc_frmsz,\$0

The function can't use the NESTED macro any more, since it is using a separate frame pointer which must be explicitly declared using the **.frame** directive.

.mask 0xc0010000, -4 sw ra,myfunc_frmsz-8(sp) sw fp,myfunc_frmsz-12(sp) sw s0,myfunc_frmsz-16(sp)

Since the program will modify fp (= s8 = \$30), it must save it in the stackframe too.

# t6 = alloca (t5)		
addu	t5,7	
and	t5,~7	
subu	sp,t5	
addu	t6,sp,20	

make sure that size# is multiple of 8# allocate stack# leave room for args

This sequence allocates a variable number of bytes on the stack, and sets a register *(t6)* to point to it. The program must make sure that the size is rounded up to a multiple of 8, so that the stack stays correctly aligned. In addition, it must add 20 to the stack pointer, to leave room for the five argument words that will be used in future calls.

SW	a0,16(sp)	$\# \operatorname{arg5} (\operatorname{out}) = \operatorname{arg1} (\operatorname{in})$
lw	a0,myfunc_frmsz+16	(fp)# arg1 (out) = arg5 (in)
jal	otherfunc	
SW	v0,myfunc_frmsz-4(f	p)# local = result

When building another function's arguments, use the *sp* register; but when accessing input arguments or local variables the program must use the *fp* register.

movesp,fp# restore stack pointerl.d \$f20,myfunc_frmsz-24(sp)lw s0,myfunc_frmsz-16(sp)lw fp,myfunc_frmsz-12(sp)

Finally, at the start of the function epilogue, restore the stack pointer to its post-prologue position, and then restore the registers (not forgetting to restore the old value of *fp*, of course).

SHARED AND NON-SHARED LIBRARIES

A C object library is a collection of pre-compiled modules, which are automatically linked into a program's binary when it refers to a function or variable whose name is defined in the module. Many standard C functions like printf are defined in libraries.

Libraries provide a simple and powerful way of extending the language; but in a multi-tasking OS every program will carry its own copy of the library function. Modern library functions may be huge; for example the graphics interface libraries to the widely-used X window system add about 300Kbytes to the size of a MIPS object, dwarfing the application code of many simpler programs.

In response to this problem most modern OS' provide some way in which library code may be shared between different applications. There are different approaches:

Sharing code in single-address space systems

In a single address-space OS like VxWorks[†], programs can be linked to library functions by deferring the link operation (which actually fixes up the program code) until the program is loaded into system memory. In this kind of system the library function becomes part of a single large program. But:

• The libraries must be written to be "re-entrant"; they may be used by different tasks, and one task may be suspended in the middle of a library function and that function re-used by another.

For simple operations, re-entrancy is easily achieved by avoiding any use of static modifiable data (so that all computation is done on the stack and in machine registers). However, where library functions

[†] VxWorks is a trademark of Wind River Systems, Inc.

must maintain internal data life gets much more complicated; accesses to shared variables must use the programming technique of critical regions protected by semaphores.

This does mean that library programmers must respect these rules, and can't just recompile existing code into libraries without modification.

• The run-time system must maintain a symbol table for loading. System utilities such as the debugger also need access to the symbol table and relocation information.

In such a system a little extra work at load time allows a single copy of a library function to be freely used by the OS kernel, drivers and any number of application tasks. Simple functions suffer very little run-time overhead (the convenient gp-relative addressing optimization, described in the last chapter, cannot be used); the critical region overhead for shared data is unavoidable.

Sharing code across address spaces

In a "protected" OS where separate applications run in separate virtual address spaces, the problems are quite different. This section will outline the way in which Unix-like systems conforming to the MIPS/ABI standard provide libraries which can be shared between different applications, with no restriction on how the libraries and applications can be programmed.

Every MIPS/ABI application runs in its own virtual address space. The application code is fixed to particular locations in this address space when it is linked. Library code is not built in; the application carries a table of the names of library functions and variables which are used, but not yet included. In addition, the application's symbol table defines public items which may be called from the library; under MIPS/ABI, library routines may freely refer to public data, or call public functions, in application code[†].

In the MIPS/ABI model the binary application code must not be modified; it may itself be shared by multiple invocations of the application by multiple users.

It is not possible to predefine the actual virtual addresses at which a library's code and data will be located, but the offset from the start of its code to the start of its data is fixed, and this permits a number of tricks to be used.

• *Position-independent code*: the compiler and assembler (by a command line option, used for library functions) can generate fully "position independent code" (PIC). All MIPS branch instructions are PC-relative; somewhat more complex sequences must be used to load a PC-relative address into a register, but if necessary it can be done:

la rd, label	->	bgezal \$zero, 1f
		nop
	1:	addu rd, \$31, label – 1b

• *Indirection and the Global offset table*: PIC is suitable for references to code within a single module of a library (because the module's code is loaded as a single entity into consecutive virtual addresses). Data, or external functions, will be at locations which cannot be determined until the application and library are loaded, and so their addresses cannot be embedded in the program text.

Such addresses are held in a table built in the each library's perprocess data space, the "global offset table" (GOT). Since the data space is not shared and is writable, the table can be built as the application and its libraries are loaded.

[†] Though this may not be good programming practice.

A library function refers to a variable or external function through the GOT at a table index fixed when the library was compiled and linked. A load of the external integer type "errno" will come out as:

lw rd, errno → la gp, ThisLibsGOTBase lw rd, errno_offset(gp) nop lw rd, 0(rd)

Similarly, invocation of the shared-library function exit() would look like this:

/* setup argu	ment */	
jal exit	\rightarrow	la gp, ThisLibsGOTBase
		lw t9, exit_offset(gp)
		nop
		jalr t9

The register gp (or \$28) is a good choice for the table base. Because of its role in providing fast access to short variables it is not modified by standard functions. As an optimization it is calculated only once per function, in the function prologue. The calculation uses the fact that the function's actual virtual address will be in t9 (see previous example), and that the library's GOT is at a fixed offset from its code. So a position-independent function prologue might start like this:

func:

la	gp, _gp_disp
addu	gp, gp, t9
addu	sp, sp, framesize
SW	gp, 32(sp)

In the above example, _gp_disp is a magic symbol which is recognized by the linker when building a shared library: it's value will be the offset between the instruction and the GOT. The calculated value is saved on the stack, and must be restored from there after a call to an external function, since that function may itself have modified *gp*.

There is much more that could be said about the way in which the MIPS/ABI implementation is optimized. For example, no attempt is made to link in libraries when an application is first loaded into memory; dummy GOT entries are used instead. When and if the application uses a library module, the reference is caught and fixed up in much the same way as a virtual-memory system incrementally pages-in a program image.

AN INTRODUCTION TO OPTIMIZATION

The compiler writer's first responsibility is to ensure that the generated code does precisely what the language semantics say it should; and that is hard enough. In modern compilers, the optimizer has a secondary purpose, which is to allow the compiler's basic code generator to be simple (and therefore easier to implement correctly).

Common optimizations

Most compilers will do all of the following. Occasionally the assembler may get in on some of them too.

• *Common sub-expression elimination (CSE)*: this detects when the code is doing the same work twice. At first sight this looks like it is just making up for dumb programming; but in fact CSE is critically important, and tends to be run many times to tidy up after other stages:

- a) It is CSE which gives the compiler the ability to optimize across the function. The basic code generator works through the program expression-by-expression; even for well-written sourcecode, the expansion of simple C statements into multiple MIPS instructions will lead to a lot of duplicated effort. The very first CSE pass factors out the duplication and clears the way for register allocation.
- b) Most memory-reference optimization is actually done by CSE the code which fetches a variable from memory is itself a sub-expression.

The enemy of CSE is unpredictable flow of control: the conditional branch. The compiler can find it difficult to know what computation has run before which, with some straightforward exceptions, CSE can really only operate inside *basic blocks* (a piece of code delimited by, but not containing, either an entry point or a conditional branch). CSE markedly improves both code density and run-time performance.

Similar to CSE are the optimizations of constant folding, constant propagation and arithmetic simplification. These pre-compute arithmetic performed on constants, and modify other expressions using standard algebraic rules so as to permit further constant folding and better CSE.

- *Jump optimization*: removes redundant tests and jumps. Code produced by earlier compiler stages often contains jumps to jumps, jumps around unreachable code, redundant conditional jumps, and so on. These optimizations will remove this redundancy.
- *Strength reduction*: means the replacement of computationally expensive operations by cheaper ones. For example; multiplication by a constant value can be replaced by a series of shifts and adds. This actually tends to increase the code size while reducing run-time.
- *Loop optimization*: studies loops in the code, starting with the inner ones (which, the compiler guesses, will be where most time is spent). There are a number of useful things which can be done:
 - a) Sub-expressions which depend on variables which don't change inside the loop can be pre-computed before the loop starts.
 - b) Expressions which depend in some simple way on a loop variable can be simplified. For example, in:

int i, x[NX];

for (i = 0; i <NX; i++) x[i]++;

the array index (which would normally involve a multiplication and addition) can be replaced by an incrementing pointer.

This kind of optimization will usually recognize only a particular set of stylized opportunities.

c) Loops can be "unrolled", allowing the work of 2 to a few iterations of the loop to be performed in line. On some processors where branches are inherently slow, this is inherently effective; but this isn't true for the R30xx family.

But the unrolled loop offers much better opportunity for other optimizations (CSE and register allocation being the main beneficiaries).

Loop unrolling may significantly increase the size of the compiled program, and usually must be requested as a specific compiler option.

- *Function inlining*: the compiler may guess that some small functions can be expanded in-line, like a macro, rather than calling them. This is another optimization which increases the size of the program to give better performance, and usually requires an explicit compiler option. Some compilers may recognize the inline keyword used in C++ to allow the programmer to specify which functions should be "inlined".
- *Register allocation*: by far the most important optimization stage is to make the best possible use of the 32 general purpose registers, to make code faster and smaller. The compiler identifies global variables (static and external data stored in memory); automatic variables (defined within a function, and notionally stored on the stack); and intermediate products of expression evaluation.

Any variable must eventually be assigned to a machine register, and input data copied to that register, before the CPU can do anything useful with it. The register allocator's job is to minimize the amount of work done in shuffling data in and out of registers; it does this by maintaining some variables in registers for all or part of a function's run-time.

Note:

- a) This process usually entirely ignores the old-fashioned "C" register attribute. It might be used as a hint; but most compilers figure out for themselves which variables are best kept in registers, and when.
- b) The MIPS convention provides the compiler with 9 registers *s0-s8* which can be freely used as automatic variables. Any function using one of these must save its value on entry, and restore it on exit. These registers tend to be suitable for long-term storage of user variables.

It also has a set of 10 "temporary" registers t0-t9 which are typically used for intermediate values in expression evaluation. The "argument" registers a0-a3 and "result" registers v0-v1 can be freely used too. However, these values don't survive a function call; if data is to be kept past a function call it is more efficient to use one of the "callee saved" registers s0-s8, because then the work of saving and restoring the value will be done only if a called function really wants to use that register.

- c) C's semantics mean that any write through a pointer could potentially alter almost any memory location; so a compiler's ability to maintain a user-defined variable in a register is strictly limited. It is safe to do so for any function variable (automatic variable) which is nowhere subject to the "address-of" operator "&". It may be able to do this for a variable inside a loop where there is neither a store-through-pointer operation nor a function call.
- *Pipeline-specific code re-scheduling*: the compiler or assembler can sometimes move the logical instruction flow around so as to make good use of the branch and load "delay slots". In practice, the delay slots are fine grain and tied to specific machine instructions; and this can only be done late in the compilation process.

The most obvious techniques are:

- a) If the instruction succeeding a load doesn't depend on the loaded value, just leave out the **nop** which would have been placed in the delay slot.
- b) Move the logically-preceding instruction into the delay slot. The optimizer may be able to find an instruction a few positions preceding the branch or load, provided there are no intervening entry points.

The register-register architecture makes it fairly simple to pick out instructions which depend on each other and cannot be resequenced.

- c) For a load, the optimizer may be able to find an instruction in the code after the load which is independent of the load value and is able to be moved into the delay slot.
- d) Moving the instruction just before a branch into the branch delay slot.
- e) Duplicating the instruction at a branch target into the branch delay slot, and fixing up the branch to go one more instruction forward.

This is particularly effective with loop-closing instructions. If the branch is conditional, though, the compiler can only do it if the inserted instruction can be seen to be harmless when the branch is not taken.

How to prevent unwanted effects from optimization

Some code may rely on system effects invisible to the compiler. Examples include software intended to poll the status register of a serial port and send a character when it's ready:

```
unsigned char *usart_sr = (unsigned char *) 0xBFF00000;
unsigned char *usart_data = (unsigned char *) 0xBFF20000;
#defined TX_RDY 0x40
void putc (ch)
char ch;
{
while ((*usart_sr & TX_RDY) == 0)
;
*usart_data = ch;
}
```

A compiler, left to optimize this as for any other program, may send 2 characters and then enter an infinite loop. The compiler sees the memory reference implied by *usart_sr as a loop-invariant fetch; there are no stores in the "while" loop so this seems a safe optimization. The compiler has actually coded for:

```
void putc (ch)
char ch;
{
 tmp = (*usart_sr & TX_RDY);
 while (tmp)
 ;
*usart_data = ch;
}
```

With most compilers, this particular problem is prevented by defining registers carefully:

```
volatile unsigned char
            *usart_sr = (unsigned char *) 0xBFF00000;
volatile unsigned char
            *usart_data = (unsigned char *) 0xBFF20000;
```

A similar situation can exist if software must examine a variable that is modified by an interrupt or other exception handler. Again, declaring the variable as "volatile" should fix the problem. Although the C rules describe the operation of "volatile" as implementation dependent, most compilers which ignore the "volatile" keyword are expected to play safe.

There are other, more subtle, ways in which optimizations can break a program. For example, it may change the order in which some loads and stores occur. It may be easier to write and maintain hardware driver code in C than in assembler, but it's the programmer's responsibility to know exactly what the compiler did, and to make sure it's what was wanted.

Optimizer-unfriendly code and how to avoid it

Certain kinds of C programs will cause problems for a MIPS CPU and its optimizing compiler, and will cause unnecessary loss of performance. Some things to avoid are:

- Sub-word arithmetic: use of short or char variables in arithmetic operations is less efficient than using full word arithmetic. The MIPS CPU lacks sub-word arithmetic functions and will have to do extra work to make sure that expressions overflow and wrap around when they should. The int data type represents the optimum arithmetic type for the R30xx family; most of the time short and char values can be correctly manipulated by int automatic variables.
- *Taking the address of a local variable*: the compiler will now have to consider the possibility that any function call or write through a pointer might have changed the variable's value; so it won't live long in a machine register.

Perhaps the best way of seeing this is that defining a variable local to a function (and whose address is not taken) is essentially free. It will be assigned to a register, which would have been needed in any case for the intermediate result.

• *Nested Function calls*: in the MIPS architecture the direct overhead of a function call is very small (2-3 clocks). But the function call makes it difficult for the compiler to make good use of registers, so may be much more costly in terms of lost optimization opportunity.



This chapter discusses three facets of portability:

- Migrating existing software from another CPU architecture to the MIPS family.
- Writing code that can readily be used on multiple MIPS family members.
- Writing code that will be portable to future family members.

This manual focuses on the architecture-specific portability issues. And since most modern embedded programming uses the "C" programming language, this chapter will begin with a review of the portability concerns that are associated with this programming language.

This chapter also reviews some of the historical obstacles to program portability: byte ordering conventions, word sizes, alignment constraints, etc.; it will discuss the manner in which the MIPS architecture deals with these issues. This review is intended to discuss the issues which complicate porting existing code, developed for execution on other architectures, to the MIPS family.

Finally, this chapter will discuss generating an environment to support multiple family members, both existing and possible future members, to enable the investment in porting to be applied to a wide variety of system cost-performance points.

WRITING PORTABLE C

"C" is one of a class of languages which originally aimed to abstract the abilities of a class of simple minicomputers, to add some terse and powerful syntax for flow of control, and to provide simple but adequate mechanisms for data structuring.

C lets the underlying architecture show through; it is possible to write portable C by programming discipline, but it is not enforced by the language.

C's low-level origins contribute to its power and efficiency, but make it prone to non-portability. Some good examples follow:

- *Basic data types*: change in their size (i.e. the number of bits of precision) between different implementations.
- *Pointers*: (inevitably implemented as real machine pointers) expose the memory layout of data, which is implementation-dependent.

Some things have got easier with time; early C implementations had to target machines with 7-, 8- and 9-bit *char* types, and with 36-bit machine words. It is now reasonable to assume that targets will have an 8-bit *char* which is the smallest addressable unit of memory, and other basic types will be 16-, 32- or 64-bits in size.

C Language Standards

C has evolved continuously since its early days. It has definitely gone up-level; most changes have tended to increase the amount of abstraction and checking. To date, there are three main "variants", or standards, for the C language.

• *K&R*: named after the C Programming Manual by Brian Kernighan and Dennis Richie, reflects the standard used for the first few years of Unix life. It has little type-checking, many defaults, and the compilers rarely complain. However, it provides a useful common base: most compilers will (sometimes unwillingly and with warnings) correctly translate programs written to K&R. In practice the language was, during this period, defined by a single implementation: AT&T Bell Lab's Portable C compiler.

• *ANSI*: the ANSI standard gathers the improvements that have been made over the years and then regulates them. ANSI defines syntax allowing the programmer to make more well-defined declarations of functions and checks programmer usage against them. ANSI compilers tend to produce more warning messages than K&R compilers, reflecting the greater amounts of type-checking performed.

A number of compilers use "compliance test suites" to "guarantee" ANSI compliance. A common test suite is the "Plum-Hall" test suite, which includes modules to test a compiler (and its libraries) compliance to the ANSI rules. The IDT/C compiler uses this compliance suite to validate its ANSI compliance.

• *GNU*: the Free Software Foundation's GNU compiler is set to restore the dominance of a single implementation of the compiler, and thus permit the emergence of a new dialect. Note that the GNU compiler does support ANSI compliance.

GNU also adds a number of very valuable features; including function inlining, a robust "asm" statement, *alloca()*.

GNU provides the benefit of being available across multiple hosts and target architectures. Thus, porting applications developed using the GNU toolchain (up on which IDT/c is based) from some other architecture to MIPS will avoid the porting problems associated with compiler PRAGMAs, compiler directives, and the like.

Similarly, porting ANSI compliant code from a different architecture should be relatively straight-forward. However, differences in supported PRAGMAs, and other environmental differences, may cause a higher level of porting activity.

C Library Functions and POSIX

C supports separate compilation of modules: C libraries are bunches of pre-compiled object code defining common functions. The "standard" C library of functions is effectively part of the language.

The ANSI standard addresses a subset of common library functions and defines their function. But this deliberately steers clear of OS-dependent functions; and these include the simplest input/output routines.

The POSIX (IEEE1003.4) standard is probably the best candidate, defining a standard C language interface to a workable IO system. POSIX has its problems:

- it does not yet cover all OS features
- its definers occasionally felt obliged to standardize an "improvement" of current practice, so POSIX compliance is still hard to find even in a large OS.

But it is a huge improvement on earlier single-camp standards and will undoubtedly become important. Programs adhering to POSIX should be able to be rebuilt on a large range of OS, including Desktop OS'es (such as UNIX) and RTOS environments. Using POSIX compliant library functions will further enhance portability across toolchains and architectures.

DATA REPRESENTATIONS AND ALIGNMENT

The MIPS architecture can only load multi-byte data which is naturally aligned – a 4-byte quantity only from a 4-byte boundary, etc. The compiler ensures that data lands up in the right place, which requires:

- Padding between fields of data structures.
- Defensive alignment; base addresses of structures, or stack frames, are aligned to the largest unit to which the architecture is sensitive (4 or 8 bytes in the MIPS architecture).

The toolchain used for previous development, targeted to a different CPU architecture, may do this differently.

Consider the following example:

```
struct foo {
            char small;
            short medium;
            char again;
            int big;
            }
            char smallz
```

This will be laid out in memory as shown in Figure 11.1:

offset (bytes):	0	1	2	3	4	5	7	8	11	12	13
	small	×	mediun	n	again	×			big	smallz	XXX

Figure 11.1. Structure layout and padding in memory

Notes on structure layout and padding

These notes should be taken as typical of what a good compiler will do. They are required by, for example, a MIPS/ABI compliant compiler; but beware that a compiler *could* still be fully compliant with C standards and use different data representations, as long as these were internally consistent.

• Alignment of structure base address: A structure's alignment is that of its most demanding subfield. struct foo contains an int requiring 4byte alignment, so the structure itself will be 4-byte aligned. IDT/c for R4xxx offers a mode in which all integers and/or addresses are treated as true 64-bit mode entities, where all of the above discussion should be read to refer to 8-byte instead of 4-byte.

Dynamic memory allocation, either on the stack or by software routines such as *malloc(*) could give rise to alignment problems; so they are specified to return pointers aligned to the largest size which the architecture cares about. In the case of the R30xx family, this need only be 4 bytes, but it is usually 8 bytes.

- *Memory order*: fields within structures are stored into memory in the order declared.
- *Padding*: is generated whenever the next field would otherwise have the "wrong" alignment with respect to the structure's base address.
- *Endianness*: has no effect on the picture shown by Figure 11.2. Endianness determines how an integer value is related to the values of its constituent bytes (when they are considered separately); it does not affect the relative byte locations used for storing those values.

Endianness does affect C bitfields, which are discussed below.

The memory representation of data is compiler dependent, and the programmer should not expect it to be in any way portable – even between two different compilers for the same architecture. In general, it is reasonable to expect to be able to exchange an array of *chars* (each taking a value between 0 and 255), but not more.

ANSI compilers may support an option using the "pack" PRAGMA:

This has the effect of causing the compiler to omit all padding and produce the layout shown in Figure 11.2:

offset (bytes):	0	1	2	3	4	7
	small	medi	um	again	big	

Figure 11.2. Data representation with #pragma pack(1)

A structure packed like this has no inherent alignment, so in addition to the lack of any padding, the structure base address may also be unaligned. The compiler will always generate load and store sequences to its fields which are alignment independent (and therefore to some extent inefficient) – even though, in this particular case, the big field happens to have the correct 4-byte alignment from the structure base.

Structure packing is most frequently used when storing large files of a particular structure in memory; for example, when storing the "description" of a font in the ROMs of a printer. By eliminating padding, more font structures can be saved in a smaller amount of memory; the cost of doing this occurs at run-time, when more conservative code sequences must be used to read fields from the structure.

The "1" in pack(1) refers to the maximum alignment which must be respected, so "pack(2)" means align only to 2-byte boundaries:

<pre>#pragma pack(2)</pre>
struct foo {
char small;
short medium;
char again;
int big;
}

The preceding code fragment has the effect of causing the compiler to pad items of 2 bytes or larger to 2-byte boundaries, producing the layout shown in Figure 11.3:




Figure 11.3. Data representation with #pragma pack(2)

The #pragma pack feature is not the only potential source of data representation incompatibility; endianness, discussed below, can also pose a significant portability issue. Nonetheless, used with care this feature can reduce the amount of difference between sources for two different architectures. Another issue with porting data is discussed in Chapter 2, "Data types in memory and registers."

ISOLATING SYSTEM DEPENDENCIES

Most programs depend on an environment implemented by underlying independent software (perhaps from a 3rd party); this may be bound in at run time (an operating system or system monitor shared library), or at link time (library functions, "include" files). Quite often, sources may not be available; sometimes they will just be more trouble to port than to reproduce.

If only the boundary between the "application" program and its environment consisted of well-defined standard calls and include files, the job would be trivial. It isn't, usually.

Locating system dependencies

In general, the "core application" consists of the code which is NOT:

- Supplied as part of an OS the new system won't be using
- A library function which is not available (with *exactly* the same semantics) in the target compilation system
- Not licensed for use on the new target system

There are two "concentric" boundaries which can be drawn, and in a sense they divide the original code into three parts

- The inner part is the application to be ported. The new system may carry this code through unchanged except where portability problems mean the code needs to be changed. After porting, this code should still be usable on the original system.
- System dependent code, libraries, OS etc. which are clearly not going to be taken to the new system. Porting should not be an issue for these.
- Glue functions and data which join the two up. These will have to be modified, or sometimes re-implemented, to adapt the application to the new environment.

The glue probably represents 10% of the code, but requires 90% of the work. In a program that has been ported often, the glue will be neatly separated; in a program which evolved in a single system, the glue may be rather deeply mixed with the application.

Fixing up dependencies

To remove these dependencies, the programmer must first try to find the best boundaries and then divide the code into application, glue, and environment, since there will be a new "environment" on the new system, the latter code is more or less irrelevant (and is likely written in assembler, to a great extent). This is art as well as science because there is no single correct way to do it. The objective will be to minimize the scope for introducing new errors, while minimizing the amount of work done.

The "application" part should be recompilable on the new system, generating a list of unresolved definitions which need to be patched up. Some of these, when investigated, will turn out to be used in code which really belonged in the "glue"; move the boundary and iterate until the list of unresolved names makes sense. The glue now needs to be reimplemented for the new environment. For each function, the programmer has two choices :

- Recompile the function, using some "underglue" definitions or functions to mimic the behavior of the old environment using the new one. In a sense, the programmer is pragmatically deciding that what was seen as glue is now application.
- Reimplement the function (using the old one for inspiration and as a source for cut-and-paste), aiming to mimic the function as a "black box".

For each function or module, choose one of these strategies. It is always a bad idea to mix strategies in the same module.

Isolating Non-Portable Code

In general, it is difficult to write a "stand-alone" program portably. In the desktop environment, programmers write programs to an OS standard; thus, porting a program to a new system is limited to porting that OS.

As examples, it is easy to write a portable routine to calculate prime numbers; it is much harder to write a portable routine to accept typed input, providing line editing and simple argument parsing (are characters 7- or 8-bit? Is the language English? What accented characters are acceptable? How does the display device implement backspace?) The best programs hide the nonportable parts of code in modules, whose interfaces consist of stable data declarations and functions whose operation can be expressed clearly and succinctly.

Using assembler

There are three reasons for using assembler:

- *Efficient implementation of critical functions*: scheduling bandwidth to a tightly controlled memory region may be critical in some systems.
- Access to instructions not supported by the compiler: e.g. access to control registers. These can sometimes be replaced by using "tiny" subroutines; and sometimes by C asm statements. Tiny subroutines are particularly apt when, although the implementation will be completely machine dependent the desired effect is machine-independent prefer a "disable interrupts" function to a "set status register bits" function.
- Some critical environmental deficiency: (most commonly) inability to provide the free use of CPU registers and the stack which the compiler relies on. Classic examples are interrupt handlers. To maximize ease of portability, the programmer can at least make it a priority, in these routines, to build an environment from which software can call C functions.

ENDIANNESS

The word "endianness" was introduced by a famous short paper[†] in the Journal of the ACM, in the early 1980's. The author observed that computer architectures had divided up into two camps, based on an "arbitrary" choice of the way in which byte and word addressing are related. In "Gulliver's Travels" the little-endians and big-endians fought a war over the correct end at which to start eating a boiled egg; a war notable for the inability of the protagonists to comprehend the arbitrary nature of their difference. The joke was appreciated, and the name has stuck.

The problem comes up in both software and hardware fields – but slightly differently:

- Endianness hardware visibility: this arises when a byte-addressed system is wired up with buses which are multiple-bytes wide. When the system transfers a multi-byte datum across the bus, each byte of that datum has its own, individual address.
 - So:

If the lowest-addressed byte in the datum travels on the 8 bus lines ("byte lane") with the lowest bit-numbers, the bus is *little-endian*.

If the lowest-addressed byte in the datum travels on the byte lane with the *highest* bit-numbers, the bus is *big-endian*.

With the exception of Hewlett Packard and IBM, note that there is little dispute in the industry as to how bit numbers relate to arithmetic significance; high bit numbers are always most significant. In particular, this means that bits-within-byte have an unambiguous meaning.

All byte addressable CPUs announce themselves as either big- or little-endian every time they transfer data. Intel and DEC CPUs are little-endian; Motorola, Sun SPARC and most IBM CPUs are bigendian. MIPS CPUs can be either, as configured from power-up. In MIPS CPUs endianness is only apparent for partial word writes. Instructions are still accepted with the same endianness, regardless of whether the CPU is configured to be big- or little-endian.

[†] "On holy wars and a plea for peace", Danny Cohen, IEEE Computer, October 1981 pp. 48-54

For a hardware engineer, endianness only matters when a system includes buses, CPUs or peripherals whose endianness doesn't match.

The choice facing the hardware engineer is not a happy one; if two components or buses don't match, the system designer must choose one of two undesirable situations:

- a) If the data buses are connected to preserve byte address, then bit numbering for multi-byte data moving through the system will be inconsistent; so multi-byte data is likely to require reinterpretation by software.
- b) If the data buses are connected with matching bit numbers, then the two sides will see the sequence of bytes in memory differently. This problem can be managed by keeping all data strictly word-aligned, and "byteswapping" before and after transfer.

Where a system includes a MIPS CPU which can be configured with either endianness with no external hardware provided, option (b) is what happens whenever the CPU configuration is changed to mismatch the rest of the system.

• *Endianness – software visibility*: software engineers writing in a high level language apparently have no need to number bits, so might believe themselves immune from this problem. But on closer inspection, it turns out that normal binary numbers (i.e. 2-s complement integers) bigger than 8 bits implicitly define an ordering – some bits are arithmetically more significant.

In software:

An architecture where the lowest addressed byte of a multi-byte integer holds the least-significant bits is called little-endian.

An architecture where the lowest addressed byte of a multi-byte integer holds the most significant bits is called big-endian.

Software problems occur on any system afflicted by hardware incompatibility; but the software problem also emerges when a program deals with "foreign" data originating from a system using the opposite convention. The data may arrive on a communications link, on a tape or floppy disk.

• *Why is it so confusing*? It is difficult even to describe the problem without taking a side. The origin of the two types lies in two different ways of drawing the pictures and describing the data; both natural in different contexts.

Big-endians typically draw their pictures organized around words (32 bits in a MIPS system), like Figure 11.4. What's more, big-endians see words as a sort of number, so they put the highest bit number (most significant) on the left, like our familiar Arabic numbers. And a big endian sees memory extending up and down the page from the picture in Figure 11.4.

union either {
 int as_int;
 short as_short[2];
 char as_char[4];

};

bit no:

31	24	23	16	15	8	7	0
as_int							
as_sh	ort[0]			as_short[1]		
as_ch	as_char[0] as_char[1]]	as_char[2] as_			:[3]

Figure 11.4. Typical big-endians picture

byte offset:	0	1	2	3
	3	2	1	0

Figure 11.4. Typical big-endians picture

Little-endians *are* little-endians because they think in bytes, so the same data structure looks like Figure 11.5. Little-endians don't think of computer data as primarily numeric, so they tend to put all the low numbers (bits, bytes, whatever) on the left. A little endian sees memory extending off to the left and right of the picture.

What it means to the programmer

Software can very easily find out if it is executing as a big-endian, or little-endian, CPU – by a piece of deliberately non-portable code:

In application software, so long as software doesn't carelessly access the same piece of data as two different integer types, endianness should create no problems. But as soon as the program needs to know how data is stored in memory, it is very important.

Bitfield layout and endianness

C permits programs to define bitfields in structures; as an example, the chapter on floating point used a bitfield structure to map the fields of an IEEE floating point value stored in memory. An FP single value is multibyte, so this definition is expected to be endianness-dependent. It looked like this:

```
struct ieee754sp_konst {
    unsignedsign:1;
    unsignedbexp:8;
    unsigned mant:23;
};
```

C bitfields are always packed. But bitfields may not span word boundaries (usually corresponding to the size of a long: 32 bits for the MIPS family). The structure and mapping for a big-endian CPU is shown in Figure 11.5 (using a typical big-endian's picture); for a little-endian version it is shown in Figure 11.6.





Figure 11.5. Bitfields and big-endian

The little-endian version of the structure defines the fields in the other direction; the C compiler insists that, even for bitfields, items declared first in the structure occupy lower addresses:

To make that work, as shown in Figure 11.6 that in little-endian mode the compiler packs bits into structures starting from low-numbered bits.



byte

	3 2 1		1		0	
	0		22	0	7	
te offset:	mant			bexp		sign

Figure 11.6. Bitfields and little-endian

Changing the endianness of a MIPS CPU

Programming a board which can be configured with either byte ordering is tricky, but possible.

The MIPS CPU doesn't have to do too much to change endianness. The only parts of the instruction set which recognize objects smaller than 32 bits are partial-word loads and stores. The instruction:

lbu \$t0, 1(\$zero)

takes the byte at byte program address 1, loads it into the least-significant bits (0 through 7) of register *\$t0*, and fills the rest of the register with zero bits.

This *description* is endianness-independent; and the signals produced by the CPU are identical in the two cases – the address will be the appropriate translation of the program address "1", and the transfer-width code will indicate 1 byte. But: *in big-endian mode the data loaded into the register will be taken from bits 23-16 of the CPU data bus; in little-endian mode the byte is loaded from bits 8-15 of the CPU data bus.*

It is exactly this shift of byte-lane associated with a particular byte address, no more or less, which implements the endianness switch.

The default effect of this switch on a system built for the other endianness is that the CPU's view of byte addressing becomes scrambled with respect to the rest of the system; but the CPU's view of bit numbering within aligned 32-bit words continues to match the rest of the system. This is the case described in (b) above; and it has some advantages.

Complementing the chip's ability to reconfigure itself, most MIPS compilers can produce code of either byte-ordering convention.

Designing and specifying for configurable endianness

Some hard thinking and good advice before the design is committed, may help a great deal. To summarize:

- *Read-only instruction memory*: should be connected to the CPU with bit-number-preserving connections, regardless of configuration. Even if the ROM is less than 32 bits wide, the way in which ROM data is built into words should also be independent of the CPU configuration.
- *IO system or external world connection*: if the system makes any connection to a standard bus, or connects to a memory which gets filled by an agent other than the CPU, or uses a multibyte-wide DMA controller, then it may be appropriate to include a configurable byte-lane swapper between the CPU and IO.

• *Local writable memory*: normally it is best to let this attach in a simple bit-number-preserving way to the CPU bus. If there is a byte-lane swapper in the system, it should also swap lanes between the IO system and the local memory.

Read-only instruction memory

All MIPS instructions are aligned 32-bit words. If a read-only program memory is attached to the CPU by bit-number-preserving connections which are unaltered between modes, then big-endian and little-endian CPUs run the same instruction set, bit for bit.

The endianness mode shows up only when the CPU attempts a partialword operation; so a program written without partial-word operations will run the same in either mode. It is reasonably straightforward to build a PROM which could bootstrap the system in either mode.

Algorithmics have used this to build enough "bi-directional" code to at least display an error message when the rest of the PROM program discovers that it mismatches the CPU configuration:

```
.align 4
.ascii "remEcneg\000\000\000y"
```

that's what the string "Emergency" (with its standard C terminating null and two bytes of essential padding) looks like when viewed with the wrong endianness. It would be even worse if it didn't start on a 4-byte aligned location. Figure 11.8 (drawn from the bit-orientated point of view of a confirmed big-endian) shows what is going on.

	31	24	23	16	15	8	7	0
	'n'		'e'		'm'		'E'	
byte address from BE CPU:	0		1		2		3	
byte address from LE CPU:	3		2		1		0	
	'c'		'n		'e'		'g'	
byte address from BE CPU:	4		5		6		7	
byte address from LE CPU:	7		6		5		4	
	×		×		'\000)'	'y'	
byte address from BE CPU:	8		9		10		11	
byte address from LE CPU:	11		10		9		8	

Figure 11.7. Garbled string storage when mixing modes

Writable (volatile) memory

The above applies to any program memory; but the system may want to treat volatile program memory differently. Why?

Volatile program memory must be loaded at run-time. Most loading processes ultimately involve fetching instructions from a file, and most files are defined as byte sequences. Thus the 32-bit instruction words must be constructed (one way or the other) from byte sequences. The standard way of storing code in files *does* change between the two options: big-endian code is stored with the most significant byte of each instruction first, and little endian code with the least significant byte first.

Byte-lane swapping

It may happen that somewhere in the system there is a bus or device whose byte-order doesn't change when the CPU's does. The best solution (from a software engineer's perspective), is to persuade the hardware designer to put a programmable byte-lane swapper between the CPU and the IO system. The way this works is shown diagrammatically in Figure 11.8.

This is referred to as a byte-lane swapper, not a byte-swapper, to emphasize that it does not discriminate on a per-transfer basis, and in particular it is not switched on and off for transfers of different sizes. Such discrimination would be futile; the hardware transfer size does not consistently reflect the way in which software is interpreting data (for example, cache-line refills may contain byte values). There is no external hardware mechanism which can hide endianness problems.

What a byte-lane swapper *does* achieve is to ensure that, when the CPU configuration is changed, the relationship between the CPU and the now non-matching external bus or device is one where byte sequence is preserved.




Figure 11.8. Byte-lane swapper

When the system includes a byte-lane swapper between the CPU and some memory, it is probably not viable to swap it when using cached memory. It really can be used only:

- a) at system configuration time;
- b) when talking to uncached, IO system locations. The system could discriminate (to swap or not to swap) based on the address regions which select various sub-buses or sub-devices.

The system doesn't normally need to put the byte-lane swapper between the CPU and its local memory; avoiding the use of one in this path is desirable, because the CPU/local memory connection is fast and wide, so the swapper will be expensive. Since the swapper configuration is determined at reset time, and the memory is then completely undefined, the system can treat the CPU/local memory as a unit; the swapper is installed between the CPU/memory unit and the rest of the system. In this case the relationship between bit number and byte order in the local memory changes with the CPU, but this fact is concealed from the rest of the world.

Configurable IO controllers

Some newer IO controllers can themselves be configured into big-endian and little-endian modes. Use of such devices must be done carefully, particularly when using it not as a static (design-time) option but rather a jumper (reset-time) option.

It is quite common for such a feature to affect only data transfers, leaving the programmer to handle other endianness issues, such as access to bit-coded device registers.

Portability and endianness-independent code

Any code which exposes data to two different views will be endiannessdependent (and likely to be architecture- and compiler-dependent too). Many MIPS compilers define the symbols MIPSEB or MIPSEL so that programmers can include endianness dependent code, such as:

```
#if defined (MIPSEB)
/* big-endian version */
#else
/* little-endian version */
#endif
```

With ingenuity and patience the programmer can probably represent the difference with common code but conditional data declarations; that should be more maintainable. However, endianness-independent code should be used wherever possible.

Endianness-independent code

All data references which pick up data from an "external" source or device are potentially endianness-dependent. But according to how the system is wired, software may be able to work both ways:

• *If the device is byte-sequence compatible*: then it should be programmed strictly with byte operations.

If ever, for reasons of efficiency or necessity, the system must transfer more than one byte at a time, the programmer must figure out how those bytes should pack in to a machine word. This code will be explicitly endianness-dependent, and can be made conditional.

• *If the device is bit-number compatible*: then program it strictly with word (32-bit) operations. This may well mean that device data comes and goes into slightly inconvenient parts of a CPU register; 8-bit registers in system originally conceived as big-endian are commonly wired via bits 31–24. So software may need to shift them up and down appropriately.

COMPATIBILITY WITHIN THE MIPS FAMILY

It is relatively straightforward to make programs compatible across the entire IDT family. The device user's manuals detail potential areas of incompatibility, most of which can easily be accommodated by software.† The software-visible differences in these CPUs are as follows:

• *Cache size*: all CPUs have separate I- and D-caches each of between 512 bytes and 16Kbytes. All D-caches are write-through, so the only cache maintenance operation required is that of invalidating an entry. The cache management software uses the same basic code sequences for all family members (which follows the original R3000), using status-register control bits to "isolate" and "swap" the caches.

To maximize portability, system software should measure the cache size at system initialization, as described earlier. Do not rely on the CPU type and revision fields in the ID register.

To simplify porting to other MIPS devices, such as the IDT R4600, software should probably structure cache invalidation software as using a single entry point. Thus, when porting to these upscale devices, the amount of software to change is minimized.

- *Cache line size*: In the R30xx, all caches are direct mapped. The D-cache always has a line size of one word, and all I-caches have a 4-word line size. The 4-word line size does offer the potential for a faster I-cache invalidation routine; but invalidating each word of a region still works correctly with a 4-word line. With the *cache* instruction in the R4xxx, cache operations on entire blocks become very straight forward.
- *Cache-hit write policy*: All of the MIPS CPUs will use a read-modifywrite sequence when performing a partial-word write to a location already present in the D-cache. This can lead to some curious problems if another memory master is simultaneously accessing the same word; all software should assume that the read-modify-write sequence might occur.
- Write buffer differences and wbflush(): To make the write-through cache efficient, all MIPS CPUs have a four deep write buffer, which holds the address/data of a write while the CPU runs on. The operation of the write buffer should be invisible when writing and reading regular, side-effect free memory; but it can have effects when accessing IO buffers.

The programmer only needs an implementation of wbflush(); a routine defined to hold the CPU in a loop until all pending writes have been completed. In the R30xx family, wbflush() can be implemented by performing an uncached read (for example, to the reset exception vector location, since the programmer is assured that the system will provide uncached memory at that location). An example of wbflush() is presented in Chapter 5.

- *FP* hardware: Currently, only the R3081 and the R4xxx integrate the hardware FPA on-chip. For occasional FP instructions, trap-based software emulators may be appropriate; the use of the emulator can be completely software-transparent, but slow.
- *MMU hardware*: If present, it is always the same software-refilled TLB and control set, as described above. Base versions provide consistent mappings for kuseg and kseg2; however, maximum portability is achieved when programs only use the *kseg0*, *kseg1* regions which are supported by all processors (including the R4600/R4700).

[†] Perhaps the most notable exception has to do with the TLB. Software environments that use kuseg and/or kseg2 will probably not be able to subsitute "E" and base-version, or R4600 and R4650, for each other.

- *Integrated IO devices*: Some future CPUs may integrate timers, DRAM controllers, DMA and other memory-mapped peripherals. If the programmer isolates such code into "driver" modules for existing systems, porting to these devices will be simplified.
- *Perform device-type identification at boot-time*: The reset chapter discussed how to identify the particular CPU being used at reset time. Performing device identification allows the software to then branch to the appropriate device specific initialization code (e.g. to initialize the R3041 control registers, or CP1 usability for the R3081). Providing this basic structure as part of reset only enables software to be quickly adapted to support other family members.
- *Isolate CP0 code from applications code:* The MIPS architecture allows CP0 to vary by implementation. By writing the code modularly, so that system and exception management functions are modularized out of the application code, porting to new generations of processors is simplified (e.g. the R4600, which uses a slightly different exception state management mechanism and slightly different vectors, but is otherwise very familiar to an R30xx programmer).
- *MIPS ISA level:* In order to keep the assembly code as portable as possible, the programmer may tend to use the lowest possible MIPS ISA. While this is understandable, an attempt should be made to use the right ISA for the CPU, tune applications to the CPU, and keep assembly code #ifdef'd.

PORTING TO MIPS: FREQUENTLY ENCOUNTERED ISSUES

The following issues have come up fairly frequently:

- *Moving from 16-bit int*: a significant number of programs are being moved up from x86 or other CPUs whose standard mode is 16-bit, so that the C *int* is a 16-bit value. Such programs may rely, very subtly, on the limited size and overflow characteristics of 16-bit values. While the programmer can get correct operation by translating such types into short, this may be very inefficient. Take particular care with signed comparisons.
- *Negative pointers*: when running in unmapped mode on a MIPS CPU all pointers are in the *kseg0* or *kseg1* areas; and both use pointers whose 32-bit value has the top bit set. It is therefore extremely important that any implicit aliasing of integer and pointer types (quite common in C) specify an unsigned integer type (preferably an *unsigned long*).

Unmapped programs on certain other architectures deal with physical addresses, which are invariably a lot smaller than 2GB.

• *Signed vs. unsigned characters*: K&R C made the default *char* type (used for strings, and so on) signed char; this is consistent with the convention for larger integer values. However, as soon as programmers have to deal with character encodings using more than 7-bit values, this is dangerous when converting or comparing. So the ANSI standard determines that *char* declarations should, by default, be *unsigned char*.

If the old program may depend on the default sign-extension of char types, there is often a compiler option to restore the traditional convention.

• Data alignment and memory layout: if a program makes assumptions about memory layout (such as using C struct declarations to map input files, or the results of data communications) the programmer should review and check the structure declarations. It will often not be possible to interpret such data without a conversion routine (for example, to convert little-endian format integers to big-endian).

It is probably better to remove such dependencies; but it may be possible to work around them. By setting up the R30xx system to match the software's assumptions about endianness, and judicious use of the #pragma pack(xx) feature, the problem may be avoided.

• *Stack issues – varargs/alloca*: as pointed out above. The C stack is synthesized using standard register/register instructions to form a single stack containing both return addresses and local variables; but the stack frame may not be generated in functions which don't need it.

If the C code thinks it knows something about the stack, it may not work. However, two standards-conformant macro/library operations are available:

- a) *varargs*: use this include file based macro package to implement routines with a variable number of parameters. C code should make no other assumptions about the calling stack.
- b) *alloca*: use this "library function" (it is implemented as a built-in by many compilers) to allocate memory at run-time, which is "on the stack" in the sense that it will be automatically freed when the function allocating the memory returns. Don't assume that such memory is actually at an address with some connection with the stack.

- Argument passing autoconversions: arguments passed to a function, and not explicitly defined by a function prototype, are often promoted; typically to an *int* type, for sub-word integers. This can cause surprises, particularly when promoting data unexpectedly interpreted as signed.
- *Endianness*: the system architect may be able to configure the MIPS system to match the endianness of the existing system, to save the many trials described above.
- Ambiguous behavior of library functions: library functions may behave unexpectedly at the margins a classic example is using the memcpy() routine (defined in many C environments) to copy bytes, and accidentally feeding it a source and destination area which overlap.
- *Include file usage*: this is closer to a system dependency; but the programmer can spend hours trying to untangle an incompatible forest of ".h" files. Moral: if a program is supposed to be largely OS-independent, try not to use the OS' standard include files.

CONSIDERATIONS FOR PORTABILITY TO FUTURE DEVICES

In general, it is difficult to perfectly plan for future, unknown devices. However, the techniques described above should minimize the effort required to take advantage of changing technology:

- *develop code portable across existing family members.* Future family members may continue to vary cache sizes, TLB structures, inclusion of FPA, etc. However, many of them can be expected to be compatible with the basic CP0 mechanisms described in the earlier chapters. Code which is independent of cache size, resides in kseg0 and kseg1, and which allows the inclusion of new/additional device drivers is likely to be readily portable to newer family members.
- Use modular programming. Specifically, map device specific functions such as cache invalidation, device initialization exception decoding and exception service dispatch, to independent modules (rather than intertwine these functions throughout the program). This will facilitate the porting to family members such as the R4600, which offer different CP0 architectures.
- *Isolate the key algorithms to be device independent.* For example, image rasterization of routing table look-up should be implemented in code which is device independent (but may rely on underlying, independent exception or cache structures).



WRITING POWER-ON DIAGNOSTICS

Large companies with established product lines will already have guidelines for systems diagnostics; programmers may find this chapter useful for particular information about the MIPS architecture and how its features can be employed.

However, a large number of engineers will be dealing not just with a new CPU architecture, but also with a new level of system complexity. For those, this chapter is a pragmatic, hands-on guide to producing usable diagnostics. There is much academic literature about the efficiency and thoroughness of tests (particularly memory tests) which won't be addressed in this manual.

GOLDEN RULES FOR DIAGNOSTICS PROGRAMMING

• *Test only the minimum required at each stage*: tests which run very early must be written in an environment which makes the programmers' life difficult. Whole chunks of the hardware cannot be trusted, the CPU may not be able to run at full speed, and it may be impossible to use high level languages.

The structure of the early tests is therefore pretty much unaffected by the hardware specification; they are focussed on getting enough confidence in the CPU, program memory and writable memory (and, more importantly, the interconnects between them) to make it safe to use high-level language routines.

• *Keep it simple*: diagnostic routines are particularly hard to prove, since the only way to check them is to simulate hardware faults. When the hardware really does go wrong, the diagnostics are quite likely to crash silently; a computer going wrong frequently goes so badly wrong that not even the most paranoid test will get running.

Routines so simple that they are almost certain to be correct by inspection will probably be robust when needed; and the programmer will be more confident in pointing the finger at the hardware.

• *Find some way to communicate*: the worst thing any diagnostic can do in the face of an error is to say nothing. But since most faults are near-catastrophic, this worst case happens often. The diagnostics programmer will therefore do everything possible to get diagnostic routines to do something visible with the absolute minimum of hardware.

Many hardware products are fitted with some kind of write-only output device with diagnostics in mind – perhaps an LED, a 7segment display or (if the designer could afford its space and cost) a miniature alphanumeric LED or liquid crystal display showing 4 or more characters. This device should be wired up so that, provided the CPU and ROM memory are functional, the minimal amount of further hardware has to work for the display to show something.

Don't forget that even where software can't flash an LED, it can make software's activity visible to a simple piece of test equipment—a voltmeter, oscilloscope or logic analyzer. For example, the IDT Micromonitor will perform a software loop at an "error address"; a logic analyzer can then trigger on this address to see the sequence of events immediately prior to the error.

• *Never poll anything forever*: of course, it is common practice in simple device drivers to code a loop which is exited when some status bit changes. But when dealing with unproven subsystems, it is best to keep some track of real time so that the code can recognize that the status bit is not going to change, and report it.

- *Good diagnostics are fast*: some fault conditions are dynamic or pattern-sensitive, and careful, slow diagnostics won't ever find them.
- *Fighting past programmable hardware*: one major problem for the diagnostics programmer is the use of software-configurable hardware. For example, Algorithmics' SL-3000 single-board computer uses a VLSI component (VAC068) for the external bus address path. This component integrates a programmable address decoder and wait-state generator. This is convenient and saves a lot of random logic; BUT this means that even the simplest operations (e.g. access to a UART register) won't work until the VAC068 has been configured.

The hardware engineer should have been talking with the systems programmers about this as the system was designed, since it is quite possible to build a system which cannot be bootstrapped.

• Work with the user: good diagnostic tests may well be able to give a clear indication of where a problem lies. But never forget that diagnostics are meant to be run and watched by a knowledgeable person. Give the user a chance and inform them of what is happening. If a test prints out "Trying master access from Ethernet chip" and then nothing more, it is much more helpful than silently sticking in an infinite loop trying to figure out something more specific to say.

WHAT SHOULD TESTS DO?

• *Diagnostics versus go/no-go*: a major conceptual difference; is the test intended to direct service or repair effort to a particular subsystem, or is it merely intended to come up with a "yes/no" answer?

In practice most test software seems to be expected to do both. This is not a major problem in terms of what is tested and how, but there is one big difference – time. A power-on "yes/no" test needs to be completed before it exhausts the patience of the person operating the power switch (empirically, 20 or 30 seconds seems about the limit).

A diagnostic test can run for much longer. To address both needs with one test, find some way of configuring the test so that it can be asked to be more thorough at the cost of taking longer.

• Black boxes and internals: in theory each subsystem can be treated as a "black box", purely in terms of its logical functions, and tested at that level without regard for its implementation. However, perfect tests usually require too long to run, and thus shortcuts are needed; knowing what shortcuts will be sensible is usually based on the internal design.

Build a simple logical block diagram of complex subsystems, working with the hardware designer, and refer to it when figuring out a test sequence.

Bear in mind that malfunctioning hardware can behave in ways which have no relation to its correct function. Note that this can cause "false positives"; for example when a write/read-back test returns correct data which has been retained by stray capacitance on a set of undriven signal wires (this is a fairly common occurrence in tests designed to determine the amount of system RAM available).

Hardware engineers will have some feel for what may happen inside a component when it is abused; for example, it is useful to know that certain kinds of timing violation will cause the loss of data in a whole "row" of cells inside a dynamic RAM chip.

• *Connections are more unreliable than components*: probably 10-50 times more unreliable. Short-circuits between signals are fairly common (very common on boards which have not been auto-tested) and can produce subtle and peculiar behavior.

- *Microcontrollers and other smart hardware*: any independently-acting programmable subsystem causes testing problems; this is probably the best reason for keeping subsystems dumb whenever possible. The same principles apply to test software executing on an intelligent subsystem, as to the whole test software. But communicating results to the user is often even more difficult.
- *Testing internals of components*: few systems really need to do this, or can do a good job of it. The diagnostics programmer can't find out how VLSI components are really built, so any tests beyond the simplest and most obvious are unlikely to be useful. What is possible is to set out to exercise components up from the most primitive operations they perform as "black boxes", with a view to proving the whole interface between the device and the rest of the system.
- *Specifying tests*: an art form, like any specification. DO agree in advance on how to signal information (LED flash codes, signal levels, logic analyzers); DON'T bother to agree in advance what algorithm to use for memory tests.

HOW TO TEST THE DIAGNOSTIC TESTS?

Verifying the tests can be extremely difficult; the diagnostics engineer would ideally like to take the tests down all possible paths (e.g. the memory is good vs. the memory is bad). Doing so requires a method to make the test find faults in what may be an actual, good system.

There are two primary techniques for doing this:

- *Software test harnesses*: these use some kind of simulator, which can be programmed to be defective.
- *Hardware test harnesses*: with this technique, hardware faults can be very tricky.

OVERVIEW OF ALGORITHMICS' POWER-ON SELFTEST

This section describes the functions and construction of a set of ROMresident test routines designed for Algorithmics' SL-3000 VMEbus singleboard computer, which is based on an IDT R3081-40 CPU.

The primary purpose of the tests is as power-up confidence tests, which must run in a short period of time; but they can be configured (using information held in a small nonvolatile writable store) to run slowly and carefully. They are useful as diagnostics, particularly for units which are too faulty to load more sophisticated routines.

Starting points

Unless a reasonable amount of logic is working correctly the SL-3000 will be unable to run test code. The minimum requirements are:

- *PROM*: is correctly readable.
- Onboard data and address interconnects: are fault-free, at least between the PROM and CPU (at least when all possible subunits are held in reset.)
- *CPU*: capable of executing code correctly.

The tests do not have to assume correct operation of the on-chip caches (they are tested), the FPA (the tests merely look to see whether there is one there, and the test software does not need it to work), and the TLB (memory-management hardware, described earlier.)

• *Error Reporting*: the SL-3000 has a front-panel 7-segment "hex" LED display provided mainly for this purpose. Where the console serial port is available, connected and functional it is used to provide fuller information.

In some circumstances the diagnostics will also leave warning messages and codes in the nonvolatile memory, for higher-level software to find.

Under serious failure conditions the tests make a last-ditch attempt to pass back information by a series of writes to PROM space; information is encoded in the store target addresses. The writes have no effect on the hardware[†], but can be monitored with test equipment in laboratory conditions.

• Underlying hardware: the "minimal" functions described above implicitly require the use of other logic on the board. In particular, the VMEbus interface components (VIC068 and VAC068) integrate a variety of local bus control functions, and code will be impossible to run if these are faulty.

Control and Environment variables

The nonvolatile RAM provides configuration and other information shared between several different levels of software. Rather than attempting to legislate for a rigid fixed-field map, the bulk of the NVRAM storage is organized as an "environment" modelled after the UNIX facility. This provides a set of key/value pairs, all of which are ASCII strings.

The environment is used both to set up options for the power-on tests (e.g. whether to spend time on thorough DRAM tests), and to return information discovered by those tests (e.g. to report the size of the caches).

The integrity of the environment store is protected by a checksum. If the power-on test detects a corrupted NVRAM, it will ignore the NVRAM contents and use a set of default values for the environment variables.

Users have to have some way of inspecting and altering the environment. Normally this will be provided as *setenv*, *getenv* commands implemented by an interactive ROM monitor. The power-on self-test code includes subroutines accessing the environment, but is designed to work with a variety of monitors.

A few NVRAM locations are predefined and strictly reserved for some other piece of software. They are ignored by the power-on tests.

Reporting

Progress through the tests is shown as a sequence of numbers displayed on the front-panel LED. Failure is shown by a (possibly multi-digit) code flashed on the display.

Total collapse of the hardware under test is inferred by failure to keep incrementing the count, so the tests make sure that the display is changed every few seconds (exception: when the user has deliberately set an option variable to request the exhaustive version of a test, the user is expected to be patient).

Usually test progress and results are also reported to the console (always to serial port 0, always at 9600 baud); but most console output can be suppressed by setting an appropriate environment variable, in case some systems have some other equipment permanently attached to the console port. However, fatal error messages will be reported to the console regardless of the environment state.

[†] Such a methodology may not be compatible with the use of a ROM emulator; instead, it may be appropriate to define an "error reporting space" in the address map, which performs the appropriate handshake back to the CPU, but which does not decode into any actual memory devices.

Unexpected exceptions during test sequence

If something is really wrong with the machine, the CPU will usually get some kind of exception (illegal instruction, illegal or unmapped address). These conditions are usually to be regarded as fatal. They are usually a sign of something very seriously wrong, so the priority is to make the code robust enough that something will get reported.

Exception reporting to the hex display should be done with the most pessimistic assumptions about the state of the machine; i.e. without using memory or the console. Once a minimal report has been made this way, it is permissible to assume memory is working in order to produce a better report to the console.

The boot test sequence will always use the "bootstrap exception vector", described earlier in this manual, so that exceptions are trapped into PROM space with the instruction cache not used. Since the CPU can be reconfigured to vector exceptions through cached low memory, the test code does not have to provide any software mechanisms for intercepting its own exceptions.

Driving test output devices

Test device software is pessimistic about the status of the hardware it talks to, to ensure that tests cannot be hung-up by malfunctioning outputs. For example, the serial port routines do not wait forever for characters to be transmitted.

Restarting the system

System restart (as far as possible equivalent to a hardware reset) will occur if software jumps to the reset location 0xbfc00000. No "warm restart" is provided for by this code; it is assumed that anyone wanting to preserve machine state will not want to run the test sequence.

Standard test sequence

The tests are summarized in Table 8.1, "Test Sequence in brief":

Mnemonic	Test summary
init	setup CPU and system (from a cold start)
vac-reg	register access tests on VAC068
led	display "8" then "0"
endian	check consistency of bigend jumpers and ROM, stop on error
can use byte va	riables now
mem-conf	check memory size and that configuration is OK (there is a jumper which needs to match the type of DRAM chips used)
mem-min	uncached write/read address test on PROM data area
in C from here	on
prom	checksum PROM sections and warn
nvram	checksum environment region, use defaults if wrong
can use environ	ment variables from here on
cache	sizes caches and then performs internal write/read test (address in address)
refill	d-cache from PROM, then d-cache from main memory
vac-timer	check that programmable timers run, and that interrupt signals are reaching the VAC

Table 12.1. Test Sequence in brief

Mnemonic	Test summary
fpa	test for presence, interrupt wiring
nvram-rtc	check clock (built in with nonvolatile RAM module) for reasonable value, warn if it lost power.
vic-reg	register access tests on VIC068
vic-timeout	check local bus timeout
vic-timer	confirm timer working
vic-int	check that VIC interrupts are getting through to the CPU, and that the interrupt acknowledge mechanism works.
vic-scon	Is this system a VMEbus controller? set env variable
mem-best	fast address-based confidence check
mem-parity	check out that the parity check logic is accepting good and detecting bad parity
mem-soak	sequence of "thorough" memory tests
uart-reg	register write/read tests on 72001 (UART)
uart-init	initialize 72001 (suspiciously) and send a character
eth-reg	register access tests on SONIC
eth-read	get SONIC to read memory and check (also detects interrupt)
eth-write	get SONIC to write (or copy) memory and check
scsi-reg	register access tests on 53C710. Also check out the byte-swapper which is available for little-endian mode if required.
scsi-read	get 53C710 to read memory and check (and check its interrupt)
scsi-write	get 53C710 to write (or copy) memory and check

Table 12.1. Test Sequence in brief

Notes on the test sequence

• *From Reset*: The CPU restarts at the usual PROM location, running uncached. This PROM is intended to restart in the same way regardless of whether the starting location was reached by a hardware reset or a software jump; so everything which can be is reset.

The sequence is complex and goes like this:

- 1. There is a branch instruction at the boot location. A failure to read the ROM correctly will lead to the CPU getting an immediate exception, failing to branch, or branching to the wrong address. All are pretty obvious to an engineer watching addresses on a logic analyzer.
- 2. Initialize the status register to place the CPU in a reasonable mode. Software preserves the prior-to-reset values of *ra* and *epc*. They have to be put into general purpose registers, since at this stage the memory can not be trusted.
- 3. The part of the ROM containing the test code is now checksummed. If this passes, ROM code should be able to be correctly read and executed. This is a reasonable piece of confidence testing, but in fact if the PROM doesn't work perfectly software would probably never have got here.

Now perform IO system initialization.

4. Write to PROM space (required by the VAC068 chip to drop it out of "reset mode" – where ALL cycles are decoded as for ROM).

- 5. Initialize the VIC and VAC chips (which control onboard IO cycles) with a series of register writes. The register addresses, and the data to be written to them, are defined in a table which, as it consists only of constant data, can be defined in a C module.
- 6. The SL-3000 is equipped with a board control register whose outputs hold various subsystems in reset; program it to reset everything which can be.
- 7. Program the serial ports. They can now be used for reporting any problem (although they cannot yet be trusted to work).
- 8. Wait 1 second while the user takes in the existing state of the LED (just in case it might be important).
- *vac-reg*: a typical first test on an intelligent controller; pick a register which can be written with any 16-bit value, and read back, and which has no harmful side effects. This proves out the basic address paths in the IO system, and (half of) the data bus; and the system will shortly need to program the VAC device before many other parts of the system will work.
- *led*: enable hex display and flash it from "0" to "8". From now on software will go on flashing the display to demonstrate progress.
- *endian*: check that the PROM endianness makes sense (up to this point all the code is "bi-directional", which involves avoiding all partial-word loads and stores). If the board's configuration jumper and the PROM type are mismatched, flash/print an error message and stop.
- *mem-conf*: check that the board is not equipped with small DRAMs but configured for big ones (this state leaves holes in the memory).
- *mem-min*: perform minimal memory test. In the event of any problems, report and carry on (no good can be accomplished by stopping).

These tests need only cover uncached accesses to memory made while running uncached from PROM, and can be restricted to that portion of the memory used by the PROM software. They need to be restricted too; since the system is still running uncached, a test of the whole of memory would take too long.

Once this has passed, the system is capable of supporting compiled test code.

- *prom*: compute and compare a simple 32-bit add/carry checksum on each "package" in the PROM, intended to detect single-bit dropout and mis-programming. A zero stored checksum (an impossible result with add/carry) suppresses the check for those who can't be bothered to maintain the checksum during PROM development.
- *nvram*: verify checksum on NVRAM environment area. If it is wrong, use default environment settings. The default settings will cause tests to be more verbose and more thorough.

If environment does not suppress console output, print a console sign-on message.

• *cache*: figure out the size of the I- and D-caches, using the diagnostic isolate/swap cache features (see the chapter on cache management). The cache size is left in an environment variable, because system software will want to know it later.

Now do simple memory tests in the caches, using an address-in-data test to produce different patterns. The test is coded in C and run uncached, using a tiny assembler subroutine to read/write a single word in the cache; the emphasis is on making the code as obvious as possible. This module cannot be tested except by chance (since all R30xx family CPUs work and the caches are internal) – so it had better be right by design.

- *Refill from ROM*: check out cache refill from PROM. This exercises some logic which puts together ROM cycles into (slow) bursts on request, to allow ROM code to be run cached.
- *Refill from main memory*: the main memory logic provides real highspeed bursts of data. Check that at least a pattern (which is designed to cause each data bit to change as much as possible) can be read.

If all cache tests pass, further test software can be run cached where necessary. This is really needed – it is impracticable to run a thorough memory test in a reasonable period of time unless the caches are enabled.

- *vac-timer*: see whether the VAC timers will run.
- *fpa*: check for presence and consistent interrupt configuration, but do not expect to perform a functional test.
- *nvram-rtc*: check for a plausible value in the real time clock registers and record it.
- vic-reg: write/read test on VIC068 registers.
- *vic-timeout*: the VIC068 is used to timeout local bus accesses to nonexistent locations. Make sure this works and causes a bus error (involves catching the exception).
- *vic-timer*: check that the VIC068 interval timer is giving periodic interrupts.
- *vic-int*: check that VIC interrupts are getting through to the CPU, and that the interrupt acknowledge mechanism works.
- *vic-scon*: obtain whatever detail is available on the VMEbus environment without doing anything. This includes reporting on whether the board is configured as system controller, and the state of the backplane SYSRESET* and ACFAIL* lines.
- *mem-best*: "best-efforts" is necessarily relative to the amount of time allowed for testing memory (Algorithmics believes something around 10s is sensible). This small amount of time allows nothing more complex than an address-in-address test. Speed is probably more useful than theoretical thoroughness.

The diagnostic will report the memory size into an environment variable.

- *mem-parity*: use the diagnostic area to write bad parity to a memory location, and then test that it is detected and reported.
- *mem-soak*: optionally (enabled by an NVRAM environment entry) run a much more complete memory test. Parity checking can be used to detect errors.
- *uart-reg*: check out 72001 UART connections by write/read registers.
- *uart-init*: check out that serial ports are responding (to the extent possible without writing characters to any but the console).
- *eth-reg*: write and read-back test of register bits. Program up the controller and look for plausible status.

Note that no test is made for the presence of a transceiver or a network connection. Higher level bootstrap software should take care to report such conditions.

• *eth-read/eth-int*: persuade the SONIC to read memory as master, by issuing a "load CAM" command.

Completion of the load will cause an interrupt; track this through the VIC and to the CPU pin. Note that it is quite legitimate to do this with interrupts disabled in the CPU; the CPU can see the state of its pins.

• *eth-write*: persuade the ethernet to write something to memory and check it. This may involve an internal loopback command, but anything which writes memory will do.

After the test the ethernet controller will be reset.

- *scsi-reg*: register write/read of 53C710 controller.
- The way the SCSI controller is wired -up allows diagnostic software to check that the IO bus byte swapper is configured as expected by the PROM. This is particularly important because the byte-swapper is mainly used for network and SCSI data, and corruption to these won't be noticed until an embarrassingly long way into bootstrapping. Software records the actual CPU and IO endianness in environment variables.
- *scsi-read*: persuade the 53C710 to read memory (by persuading it to read a very simple SCRIPT) and check. This causes an interrupt, which the diagnostic checks can be delivered all the way to the CPU pins.
- *scsi-write*: get the 53C710 to write to memory and check it. Leave the SCSI controller reset after the test.

Annotated examples from the test code

These examples concentrate on the first, low-level code which has to be in assembler (since writable memory is not yet trusted, and C code can't be used without some memory for a stack).

• *Starting Up*: the PROM is linked with its first module starting like this (observe that the "li" which identifies this as an absolute reset is explicitly placed in the branch delay slot of the jump):

```
.text
.set noreorder
_stext:
bt_rvec:
j bt_bootpkg; li a0, 7
...
/* a lot later is the exception vector, 0x180 bytes
* up
*/
...
j it_bevgen; nop
```

This jumps to start off the real code, which in this case is designed for a PROM space broken up into "packages" each of which is a separately-linked program. But the first few instructions are likely to be required on pretty much any start-up PROM.

Zero is placed into *k0* because the exception routine uses this as a flag – a nonzero value in *k0* will be taken as the address of a user-installed exception routine.

LEAF(bt_bootpkg)

move	k0,zero	
.set	noreorder	
li	s1,SR_BEV	/* complete SR initialization*/
mtc0 nop nop	s1,sr	

After two "nop"s the new status register has taken effect and the CPU can be trusted. Software can now save the *epc* and *ra* registers, which are potentially useful in telling users what was happening before reset:

/*

* save epc & ra so that they can be passed to package

*/ mfc0 s1,epc reorder .set

1:

/*

s2,ra move

Now read the "package" record, which is a little bit of PROM space at a well known address (1024 bytes above the start of the PROM). Each of 8 possible records contains 4 words of information: a magic number, the start address, end address, a checksum, and a start location.

The register a0 (conventionally used for the first argument of a subroutine) is used to pick one of 8 packages to run, and the 7th points to the start of the power-on tests:

bltu li	a0,NPKG,1f a0,NPKG-1	# make sure package is in range
/* get]	pointer to package	info */
sll	a0,PKGSHIFT	+2
la	s0,bt_pkginfo	
addu	s0,a0	
lw	t0,oMAGIC(s0)) # get magic number
li	a0,BT_BADPK	G
bne	t0,+BTMAGIC	,bt_fail# must be same as us

Now the diagnostic will calculate a checksum for all the PROM locations for the code and constant data of the power-on test code. Note that, even without a stack, software can call a subroutine; recall that the MIPS hardware implements no stack functions, and the subroutine call instruction ("jal" for jump-and-link) puts the return address into register ra.

	lw	a0,oSTART(s0)	
	lw	a1,oEND(s0)	
	jal	bt_chksum	
	lw	t0,oSUM(s0)	
	beq	t0,v0,1f	# good checksum?
1:			
	/* jump	at selected code */	
	move	a0,s1	
	move	a1,s2	
	lw	t0,oENTRY(s0)	
	j	t0	
END(bt	_bootpkg	()	

Now the boot process really gets started. *it_main* implements the test sequence. Once again it is possible to call one level of subroutine without a problem:

* entry point for integrated tests * a0,a1 contains epc,ra */ NESTED(it_main,0,ra) v0,SR_BEV|SR_PE li noreorder .set mtc0 v0,sr .set reorder s0,a0 move s1,a1 move

```
* initialize the board and IO systems
*/
jal
         sbd init
         sbd ioinit
jal
/* to see LED state */
         a0.250
li
         sbd_msdelay/* a VERY rough 250ms pause */
jal
         sbd_basic/* tests before memory sizing */
jal
move
         s2,v0
                           /* save memory size */
li
         a0,PA_TO_KVA1(0)
li
         a1.0x10000
         sbd_memmin/* test 1 Mbyte of memory from 0 */
jal
```

Now the software can trust the memory. After saving a few things in their assigned global locations, a stack is defined and the program is written in C:

```
/* at last put them into memory */

sw s0,epc_at_restart

sw s1,ra_at_restart

sw s2,mem_size

/*

* might have usable memory so give up on the

* assembler and use C

*/

li sp,PA_TO_KVA1(0xfffc)

jal it cmain
```

Note that it doesn't really return, just goes off and finds the next package.

```
jal sbd_closedown
/*
* tests have completed so execute next package
*/
move a0,v0
j bt_bootpkg
END(it_main)
```

This next section describes how some of the more significant subroutines are implemented.

• *sbd_init*: The SL-3000 hardware suffers from intelligent peripheral controllers which require to be programmed in a precise sequence; until this is done many "normal" functions just don't work.

The code has to do a dummy write to ROM space first (the programmable decoder, from reset, will map every cycle onto ROM space):

```
/*
* basic initialization
*/
LEAF(sbd_init)
/* kick VAC068 out of force eprom mode */
sw zero,PA_TO_KVA1(LOCAL_PROM)
```

Now the program uses a table of register addresses and values to be written to them. The table itself can be defined in a C module, making it readable and allowing the use of the same header files as for more complex device drivers:

```
/* initialize VAC registers */
                  a0.vicvacresettab
         la
vicvacdefloop:
         /* v0 gets pointer to VIC/VAC register */
                  v0,0(a0)
         lw
                  v0,vicvacdefend
         beqz
                  v1,4(a0)
         lw
                  v1,0(v0)
         SW
         add
                  a0,8
         b
                  vicvacdefloop
vicvacdefend:
```

Now the board appears to work, so the code kind of starts again. The "BCRR" address is a hardware register whose outputs hold most subsystems in reset:

```
/*
* hold all devices in reset and disable LED
*/
li
        v0.BCRR LBLK
        v0,PA_TO_KVA1(BCRR)
SW
/*
* VIC will bus error any accesses made while SYSRST
* is active so wait until SYSRST goes away
*/
li
        v0,PA_TO_KVA1(BCRR)
        v1,0(v0)
lw
and
        v1,BCRR_SYSRST
        v1,1b
beqz
```

1:

This breaks the earlier rules (this is a loop which can continue for ever) but with all local bus cycles being terminated with a bus error the system should not hang in an infinite loop.

The VMEbus power-on test convention is that each board should assert the SYSFAIL* signal until it has passed its power-on tests. So for the moment, assert it:

```
/* make sure that SYSFAIL is asserted with a 'reset'

* code

*/

li v0,VIC_SYSFAIL|VIC_STATLRESET

sw v0,VIC_VSTATUS

j ra

END(sbd init)
```

• Doing without a stack: more complex test software would like to be able to call subroutines. But without a memory-based stack, it is impossible to properly track the return address. Therefore, the early tests borrow three of the 32 registers and define a pseudo-stack and a couple of macros to use at the beginning and end of subroutines.

These are for use in assembly code, but are implemented with the C preprocessor:

#define _t6 #define _t7 #define _gp	\$14 \$15 \$28	
#define PUSHRA	move move move	_gp,_t6; \ _t6,_t7; \ _t7,ra
#define POPRA n	nove move move move	ra,_t7; \ _t7,_t6; \ _t6,_gp; \ _gp,zero

/*

"POPRA" puts zero into the stack bottom; if the program should under run the stack the result will be an attempt to return to address zero, which would be trapped by the memory-management hardware, if fitted.

The MIPS assembler defines the conventional register names using the C preprocessor; so to make sure these registers aren't used, they are "undefined":

/* of course this means the programmer can't use these... */ #undef gp #undef t6 #undef t7

First test of first device: on the SL-3000 board the VAC068 device • (which connects the address lines of the VMEbus) integrates onboard device decode and control functions. Although it is initialized, unless it works nothing else will; so it must be a good place to start:

* The VAC has already been initialized * Here just try writing/reading a VAC register */ SLEAF(tst_vacreg) /* * checkerboard test on VACPIODATO register * luckily this does not affect anything on the board */ li t0,0xaaaa0000 t0,VACPIODATAO/* store data in register */ sw not t0 t0,VACID/* complement to VACID (read-only) */ SW not t0 t1,VACPIODATAO/* reread register */ lw #ifdef ALLFAIL t1,0x8000000 xor #endif t1,0xffff0000 and t1,t0,9f /* was it ok? */ bne

Earlier, this chapter discussed the difficulty in testing the test software; the "#ifdef ALLFAIL" can be used to build in automatic failure, so at least the error reporting routines are tested.

```
/*
         * now try the other bits
         */
        li
                 t0.0x55550000
                 t0,VACPIODATAO/* store data in register */
        sw
        not
                 t0
                 t0,VACID/* complement to VACID (read-only) */
        SW
                 t0
        not
                 t1,VACPIODATAO/* reread register */
        lw
                 t1,0xffff0000
        and
                 t1.t0.9f /* was it ok? */
        bne
        /* read the VAC ID register and check the contents */
        lw
                 t0,VACID
        and
                 t1,t0,VAC_IDENTMASK
                 t1,VAC_IDENT,9f
        bne
        /* return the revision ID */
        and
                 t0,VAC_REVMASK
                 t0,16
        srl
        j
                 ra
        li
                 a0,IT_VACREG
        j
                  _it_signal
SEND(tst_vacreg)
```

The routine _*it_signal(*) attempts, by all means available, to communicate the result of a test:

• Reporting errors without printf:

9:

```
/* assembler doesn't support character literals */
#define NL0x0a
/*
* low level error report
* trashes: a2;a0,v0,a1,v1
*/
LEAF(_it_signal)
         PUSHRA
```

Here is a use of the register-stack macro, allowing the error routines to nest to a depth of four:

jal	_sbd_signal
jal	sbd_displaycode
move	a2,a0 /* don't change sbd_printmsg */
la jal	a0,errormsg sbd_printmsg
move jal	a0,a2 sbd_printcode
li jal	a0,NL sbd_printc
POPRA j END(_it_signal)	га

The constituent routines are:

- i. _*sbd_signal* controls one of the system's way of telling the world its troubles – in this case, by placing an error code in an 8-bit register dual-ported to the VMEbus (implemented in the VIC controller), and driving the wire-OR'ed VMEbus SYSFAIL line.
- ii. *sbd_displaycode* uses the LED display to show the same 8-bit error value; it does this by blanking the display momentarily, then showing the byte value as two nibbles (most-significant first).
- iii. *sbd_printmsg, sbd_printcode* between them report the error to the console. Used only for desperate conditions, it entirely ignores the user's expressed wishes about the serial ports on the grounds that for a fatal error silence is always wrong. The "printcode" routine explains the error code with a message from the table *codemessages* (tstmessages.c).
- Endianness-proof code and testing endianness: the SL-3000 board can be set up (with option jumpers) to run either in big-endian or little-endian mode. Usually, software has to be built for the correct endianness, but Algorithmics wanted to ensure that the power-on test would at least tell the user if the jumpers were set wrongly for the installed ROM.

However, MIPS instructions are all 32-bit words, and are all designed as bit codes. Provided the system correctly wires up the bit numbers within each 32-bit word (which is the most "natural" way to wire up a 32-bit MIPS processor), the instruction encoding does not change between big- and little-endian. What does change is the effect of partial-word load and store instructions; but so long as the software doesn't use partial-word operations the code will run in either mode.

A CPU can easily sense its own endianness by comparing the result of a byte load with the word-value contents of the location:

.rdata littleflag: .word 1 .text ycnegreme:.ascii "remEcneg 00:y"

It is quite difficult to spell in the wrong endianness...

LEAF(t) v0,littleflag v0,0(v0)
#endif	beq	R==LITTLE_ENDIAN v0,zero,9f R==BIG_ENDIAN
#endif		v0,zero,9f
9:	j	ra
	la jal	a0,ycnegreme/* ''Emergency'' backwards */ sbd_printmsg
	li /* messa jal	a0,IT_ENDIAN ge in code table is backwards too */ sbd_printcode
	li jal	a0,NL sbd_printc

1:	li jal b	a0,IT_ENDIAN sbd_displaycode 1b
SEND	(tst_endi	an)



INSTRUCTION TIMING AND OPTIMIZATION

The great majority of MIPS instructions require their operands by the end of the "RD" (second) pipeline stage, and produce their result at the end of the "ALU" (third) stage. If all instructions could always stick to these rules, any instruction sequence could be correctly run at maximum speed. The great power of the MIPS architecture is that the vast majority of instructions can stick to this rule.

Where this can't be done for some reason, an instruction taking operands from the immediately preceding instruction may not run correctly. A lot of the time, this will produce unpredictable behavior – a *pipeline hazard*, and it is up to the programmer, compiler and assembler (together) to keep those instruction pairs apart. This can sometimes be done by moving code around, but otherwise the programmer can insert a **nop**.

În other cases, the sequence will work but will result in execution pausing while the desired result is produced – an *interlock*. Compilers, assemblers and programmers would like to move code around to avoid interlocks to maximize performance. Table 13.1 lists all instructions that either require their operands to be delivered earlier than usual or that deliver their results late.

If one instruction delivers a result used by a subsequent instruction, and either instruction is listed in Table 13.1, the sum of the late-result count of the first instruction and the early-operand count of the second gives the number of **nop** or other intervening (independent) instructions required to prevent a hazard or interlock.

A tick in the "hazard" column means that failure to observe these conditions will break a program, and the assembler, unless inhibited, will probably insert **nop** instructions to avoid the problem. No tick means the problem is interlocked.

Instruction	Early Operand	Late Result	Hazard?	Notes
Branch instructions		1	3	where result is new "PC" value, i.e. delayed branch
Load instructions	lw, lh, lhu, lb, lbu, lwc1	1	3	load delay interlock R4xxx
lwl, lwr	0/-1	1	3	<i>late</i> read of value to merge, so no delay needed between lwl/lwr pair
mult, multu (R30xx)		11		result interlocked
mult, multu (R4600)		10		result interlocked
mult, multu (R4700)		8		result interlocked
mul, mult/u, mad/u (R4650)		3 (16-bit) 4 (32-bit)		result interlocked
dmult, dmultu (R4600)		12		result interlocked
dmult, dmultu (R4700)		10		result interlocked
dmult, dmultu (R4650)		6		result interlocked
div, divu (R30xx)		35		result interlocked

Table 13.1 Instructions with scheduling implications

div, divu (R4600, R4700)		42		result interlocked
div, divu (R4650)		36		result interlocked
ddiv, ddivu (R4600, R4700)		74		result interlocked
ddiv, ddivu (R4650)		68		result interlocked
Integer/control register moves: mfc0, mtc0		1	3	
FP conditional branches: bc1t, bc1f	1	1	3	
Integer/FP moves mfc1, mtc1, ctc1, cfc1		1	3	
FP addition unit ops add.s , add.d , sub.s , sub.d		+1		
mul.s (R3081)		+3		interlocked
mul.s (R4600 / R4650)		+8		interlocked
mul.s (R4700)		+4		interlocked
mul.d (R3081)		+4		interlocked
mul.d (R4600)		+8		interlocked
mul.d (R4700)		+5		interlocked
div.s (R3081)		+11		interlocked
div.s (R4600/R4700/R4650)		+32		interlocked
div.d (R3081x)		+18		interlocked
div.d (R4600/R4700)		+61		interlocked
div.d (R4600/R4700)		+61		interlocked
sqrt.s (R4600/R4700/R4650)		+31		interlocked
sqrt.d (R4600/R4700)		+60		interlocked
cvt.w.s, cvt.w.d, cvt.s.d (R3081)		+1		interlocked
cvt.w.s, cvt.w.d, cvt.s.d (RR4600/ R4700)		+4		interlocked
cvt.s.w, cvt.d.w (R30xx)		+2		interlocked
cvt.s.w, cvt.d.w (R4600/R4700)				interlocked

 Table 13.1 Instructions with scheduling implications

Latenc y	Repeat	Latenc y	Repeat	Latenc y	Repeat	Latenc y	Repeat	Latenc y 2	Repeat
								2	
								~	1
							1	2	1
				1				0	2
			1					2	1
								3	2
								2	1
								2	1
								6	3
							1	2	1
								2	2
1	1	1	1						
2	1	2	1						
1	1	1	1						
4	1	5	2						
4	1	4	1						
4	1	5	2						
4	1	4	1						
4	1	4	1						
4	1	4	1						
4	1	4	1						
		4	1	6	3	6	3		
4	1			4	1	4	1		
4	1	4	1				1		
4	1	4	1				1		
15	15	30	30				1		
15	15	30	30				1		
15	15	30	30				1		
	32	62	62		1		1	1	1
	4 4 4 4 4 4 4 4 4 4 15 15	4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 5 15 15 15 15 15 15 15	$\begin{array}{c c c c c c c } \hline & & & & \\ \hline 4 & 1 & 4 \\ \hline 4 & 1 & 5 \\ \hline 4 & 1 & 4 \\ \hline 15 & 15 & 30 \\ \hline 15 & 15 & 30 \\ \hline 15 & 15 & 30 \\ \hline \end{array}$	4 1 4 1 4 1 5 2 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 1 4 1 1 15 15 30 30	4 1 4 1 4 1 5 2 4 1 15 15 30 30	4 1 4 1 4 4 1 5 2 2 4 1 4 1 1 4 1 4 1 1 4 1 4 1 1 4 1 4 1 1 4 1 4 1 6 4 1 4 1 6 4 1 4 1 6 4 1 4 1 6 4 1 4 1 6 4 1 4 1 6 4 1 4 1 6 15 15 30 30 1	4 1 4 1 1 1 4 1 5 2 1 1 4 1 4 1 1 1 4 1 4 1 1 1 4 1 4 1 1 1 4 1 4 1 1 1 4 1 4 1 1 1 4 1 4 1 6 3 6 4 1 4 1 4 1 4 4 1 4 1 4 1 4 4 1 4 1 1 4 1 4 1 4 1 1 1 1 15 15 30 30 1 1 1 1	4 1 4 1 1 1 1 4 1 5 2 1 1 1 4 1 4 1 1 1 1 4 1 4 1 1 1 1 4 1 4 1 1 1 1 4 1 4 1 1 1 1 4 1 4 1 6 3 6 3 4 1 15 15 30 30 30 1 1 1 1	4 1 4 1 \ldots \ldots \ldots \ldots 4 1 5 2 \ldots \ldots \ldots \ldots 4 1 4 1 \ldots \ldots \ldots \ldots 4 1 4 1 \ldots \ldots \ldots \ldots 4 1 4 1 \ldots \ldots \ldots 4 1 4 1 \ldots \ldots \ldots 4 1 4 1 \ldots \ldots \ldots 4 1 6 3 6 3 4 1 6 3 6 3 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 1 1 4 1 4 1 1 1 4 1 4 1 1 1 4 1 4 1 1 1 4 1 1 1 1 1 4 1 1 1 1 1 15 30 30 1 1 1 15 15 30 30 1 1 1

Table 13.2 lists the floating point execution rate for R5000 operations.

Round.L, Trunc.L, Ceil.L, Floor.L each trap on greater than 52 bits of significance. CVT.D.L traps on greater than 53 bits of significance. ٠

•

Table 13.2	R5000	Floating	Point	Unit	Execution F	Rate
I GOIG	10000	1 IOuting		C.	Lacouton	· ·····

Notes and examples

- Any branch takes effect late, so the instruction following the branch is always executed. It's often possible to move the last instruction which logically precedes the branch around; clever compilers may be able to figure out that the instruction normally at the branch target can successfully be put in the delay slot, speeding up loops; failing all else, the slot can be filled with a **nop**.
- A load from memory into any register produces its result late, so a "delay slot" is needed before the result is used:

```
        lwc1
        $f0, 42(t0)

        nop
        add.s
        $f4, $f2, $f0
```

- A branch on FP condition needs the C bit early, so a gap is needed between a "set" instruction and the branch:
 - c.eq.s \$f0, \$f2 nop bc1t thesame
- The sequence below requires *two* nops (though this sequence may be highly unlikely)
 - ctc1 t0, \$31 nop nop bc1t somewhere

ADDITIONAL HAZARDS

Early modification of HI and LO

An interrupt or trap will abort most instructions, and the resulting writeback will be inhibited. But this isn't done in the integer multiply unit; changes to the multiply unit registers cannot be prevented once multiply and divide instructions start.

An exception might occur just in time to prevent an **mfhi** or **mflo** from completing its writeback, but still allow a subsequent multiply or divide instruction to start. By the time the exception completes (or equivalently, by the time the exception routine saves the *lo* or *hi* register values) the multiply/divide could have overwritten the data and exception recovery won't happen properly.

To avoid this ensure that at least two instruction times separate an **mfhi** or **mflo** instruction from a following multiply or divide instruction.

Bitfields in CPU control registers

Some of the CPU control registers ("coprocessor 0") contain bitfield values or flags which have side effects on the operation of other instructions. Unless specifically documented below, software must assume that any such side effects will be unpredictable on the three instruction periods following the execution of an **mtc0**.

The following are specifically noted:

- Enabling/disabling a group of co-processor instructions: use of CPO instructions in the following two instructions is unpredictable in particular the CPU may, or may not, trap.
- *Enabling/disabling interrupts*: the enable won't allow an interrupt to affect (i.e. get in before, abort the writeback phase of) the following two instructions; it can happen before the third.

Similarly, when disabling interrupts the following two instructions may nonetheless be interrupted.

• *TLB changes and instruction fetches*: there is a 2 instruction delay between a change to the TLB and it taking any effect on instruction translation. Additionally, there is a single-entry cache used for instruction translations (called the *micro-TLB*) which is implicitly flushed by loading *EntryHi*, which can also delay the effect.

The OS should only perform TLB updates in code running in an unmapped space.

Hazards specific to R4xxx and R5000

In Table 13.3 the number of instructions required between instruction A (which places a value in a CP0 register) and instruction B (which uses the same register as a source) is computed using the following formula:

Operation	SOURCE NameStage		DESTINATION NameStage	
MTC0	gpr rt	2(A)	cpr rd	4(W)α
MFC0	cpr rd	2(A)	gpr rt	4(W)α
TLBR	Index, TLB	2(A)	PageMask, EntryHi,EntryLo0, EntryLo1	4(W)
TLBWI TLBWR	Index or Random, PageMask, EntryHi, EntryLo0, EntryLo1	2(A)	TLB	3(D)β
TLBP	PageMask, EntryHi	2(A)	Index	4(W)
ERET	EPC or ErrorEPC, Status.ERL	2(A)	Status.EXL, Sta- tus.ERL	4(W)γ
			LLbit	4(W)
CACHE Index Load Tag			TagLo, TagHi, ECC	3(D)
CACHE Index Store Tag	TagLo, TagHi, ECC	3(D)		1
Instruction fetch	EntryHi.ASID, Status.KSU, Status.RE, Config.K0C, TLB	0(I)		
	Status.ERL, Status.EXL	0(I)γ		
Instruction fetch excep-			EPC, Status, Cause	4(W)
tion			BadVAddr, Context, EntryHi	1(I)δ
Coprocessor usable test	Status.CU, Status.KSU, Sta- tus.EXL, Status.ERL	1(R)		1
Interrupt	Cause.IP, Status.IM, Sta- tus.IE, Status.EXL, Sta- tus.ERL	2(A)		
Load/Store	EntryHi.ASID, Status.KSU, Status.RE, Status.ERL, Sta- tus.EXL Config.K0C, TLB	2(A)		
Load/Store exception			EPC, Status, Cause, BadVAddr, Context, EntryHi	4(W)

(destination stage of A) - (source stage of B) -	nation stage of A) - (source stage of B	ation stage of A) - (source stage of B)	- 1
--	---	---	-----

Notes:

 α There *must* be at least one instruction between a MTC0 and a MFC0.

β TLBW_ instructions will cause a one cycle slip.

 γ Instructions fetches following an ERET will see a change in EXL or ERL in Stage 2 of the ERET in anticipation of the completion of the ERET. If the ERET does not complete, these instructions are killed before they commit changes in state other than noted by d. The pipestage corresponding to the stage field is given in parentheses.

Table 13.3 R4xxx/R5000 Coprocessor 0 Hazards

Hazards specific to R4650

- A *mtc0 CAlg* must not change the field corresponding to the currently active address space. The result is undefined.
- A *mtc0* that changes any *base* or *bounds* register must execute in unmapped space. Mapped space cannot be entered for 5 instructions following a change to these registers.
- When *DWatch* is enabled, the two immediately following instructions may not checked for a match with the *watch* value.
- When *IWatch* is enabled, the five immediately following instructions may not be checked for a match with the *watch* value.
- When the **IL** bit (bit 23) of the *status* register is changed, refills to set A of I-cache may not be disabled until 5 instructions later.
- When the **DL** bit (bit 24) of the *status* register is changed, refills to set A of the D-cache may not be disabled until 3 instructions later.

Non-obvious Hazards

There are other device "hazards" which can't be determined by examining the processor pipeline. In general, these are due to the amount of time required for changes to CPO registers to "propagate" to the cache, bus interface, or exception controller of the device.

The CPU hardware user's manual specifies a number of clock cycles, and whether software can operate cached, for modifications to R3041 and R3081 specific CP0 registers. The programmer is referred to those manuals for additional information.

One other common "hazard" bears particular note: modifying the IEc and IM bits of the status register in a single CP0 instruction is not recommended. The effects of these bit fields may or may not be seen in different clock cycles; thus, changing both with a single mtc0 or ctc0 instruction may result in side effects such as spurious interrupts (if for example the new value unmasked a previously masked interrupt but was also attempting to clear the global IEc bit).



SOFTWARE TOOLS FOR BOARD BRING-UP

This chapter describes the software tools typically used by IDT when debugging a board for the first time. Additional details on system design and debugging are available from IDT in application notes, evaluation boards, and design guides.

TOOLS USED IN DEBUG

In a typical system, IDT engineers use the following tools for initial board debugging:

• *Logic analyzer*: This tool is indispensable for determining why a particular memory sub-system is malfunctioning. Although other diagnostic tools are used to determine which subsystems are misbehaving, ultimately a logic analyzer is used to trace the misbehavior, so a work-around or fix can be applied.

Use of the logic analyzer may be complemented through the use of a device specific "pod". These pods are designed to be inserted into the CPU socket and recognize the device bus protocols. These pods typically can dis-assemble incoming instructions as well, facilitating debug of programs as well as hardware.

- *ROM emulator*: IDT frequently applies ROM emulator tools to minimize the hassle of burning new sets of EPROMs as higher levels of code is developed. A word of caution: some ROM emulators may take actions (desired or not) when the ROM space is written to; the hardware designer should review the requirements of the ROM emulator to insure system compatibility.
- *In-circuit emulator*: In some cases, IDT will apply an in-circuit emulator to a debug task.

Many developers rely heavily on the use of in-circuit emulation for system debug; others rely exclusively on software-based debug techniques coupled with generic measurement equipment. In-circuit emulation can certainly be a useful tool, although it may prove to be outside the project development budget.

• *IDT Micromonitor*: The IDT micromonitor is a small program designed to help discover and debug problems in the system RAM.

Since the micromonitor is designed to help debug system RAM, it does not assume that RAM resources are available to it. Thus, the micromonitor is written in assembly and does not require a stack or variable storage; it uses the on-chip register file for temporary data storage.

For the Micromonitor to operate, the ROM sub-system must work, and the system console must work (typically a UART for serial i/o).

The Micromonitor contains a number of diagnostics for system RAM, designed to insure that address and data lines are correctly connected; that DRAM refresh works properly; that cached and uncached accesses function properly; etc. Successful use of the micromonitor gives the debugger confidence in the board memory system.

• *IDT/sim (system integration manager)*: This is a PROM monitor/ debugger program, designed to run in a target system. IDT/sim gives the engineer the ability to set breakpoints, peek and poke memory, install new commands, examine machine state, single step, etc. In addition, IDT/sim contains the communications interface to a number of host-resident remote target high-level language debuggers, including GDB and MIPS DBX. With IDT/sim executing on the target board, the programmer can perform high-level language debugging on the target from the development host.

INITIAL DEBUGGING

When debugging is first begun, the engineer generally will not even be confident of the proper behavior of the ROM and RAM memory subsystems.

A number of techniques can be used during this initial debug. Some engineers prefer to use an in-circuit emulator with overlay memory to cause the CPU to make repetitive accesses to the memory while the engineer probes it with a logic-analyzer and/or oscilloscope. Other engineers will just "try the boot prom" and use a logic-analyzer to see the first few cycles after reset (typically to the boot prom). Again, a logicanalyzer pod may prove helpful in showing what instruction finally arrives back at the CPU data pins.

Debugging the ROM and UART subsystem are preliminary steps required for the micromonitor, SIM, and remote target debug. There is no particular "mystery" to doing this with the IDT family; just good oldfashioned debugging.

PORTING THE IDT MICROMONITOR

Porting the micromonitor typically requires only two steps:

- *determining the UART address*: this will be system specific. In micromonitor, there is an assembler directive inside the source file used to define the UART_BASE address. The programmer needs to modify this line to reflect the system address map.
- *provide the UART driver*: if the system uses an 8251/8530/2681/ 68681/uPD72001(NEC), or compatible UART, then the programmer can use one of the drivers provided with the micromonitor. Otherwise, the programmer needs to provide a rudimentary UART driver for the system UART.

There is an advantage to patterning new drivers after UART drivers provided with the micromonitor. In general, a full device driver is probably not required--fixed baud rates, a single receive or transmit character from a CPU register, and programming in assembly are all appropriate to the goals of the micromonitor.

If selecting one of the existing UART drivers, the programmer should set the appropriate assembly file line to indicate the selected driver.

RUNNING THE IDT MICROMONITOR

The micromonitor documentation describes the proper running of the micromonitor program. In general, the micromonitor should be used until all of the diagnostic tests of system RAM can be completed successfully and repeatedly, running both cached and uncached.

At this time, the engineer is confident that the ROM and RAM systems operate correctly, and can be accessed cacheably (in four word bursts) and non-cacheably. In addition, partial word accesses to the system RAM are now verified.

The engineer is now free to move on to porting SIM, and debugging the remainder of the I/O subsystems.

INITIAL IDT/SIM ACTIVITY

The first goal for running IDT/sim is to merely get to the basic IDT/sim prompt. This should not rely on subsystems other than those already confirmed using micromonitor: the ROM, RAM, and UART. Thus, the only problems that should be expected are programming, not system.

However, there is one common problem that can slow progress:

• *Improper memory sizing algorithm.* IDT/sim usually performs a RAM area sizing operation, to determine the amount of system RAM. It then places the stack pointer at the top of system RAM. If the memory sizing algorithm does not work properly, the stack could be placed in non-existent memory, or SIM could be fooled into thinking there is 0kB of memory. In either case, SIM would not boot or execute properly.

To avoid this problem many engineers "hard-wire" a memory size into SIM for initial boot and system test. For example, an evaluation board might be populated with 1MB of DRAM, and SIM hardwired for 1MB of RAM. The memory sizing algorithm could then be debugged later.

Once IDT/sim is at the system prompt, the engineer can complete the process of system debug. At this point, the ROM, RAM, and console UART subsystems are executing properly.

The engineer may choose to use "Peek" and "Poke" operations into the memory space to test accesses to peripherals, or instead may begin porting drivers and diagnostics. IDT/sim will provide a rich execution environment, including breakpoints, single step, cache and memory housekeeping, in-line assembly, download, etc.

The system engineer can also choose to apply other traditional microprocessor development tools, including ROM emulators, in-circuit emulators, and also use remote target debugging, during the actual system software port.

A FINAL NOTE ON IDT/KIT

In addition to the functions found in IDT/sim, IDT offers the Kernel Integration Toolkit. IDT/kit contains many bits of "housekeeping" code for the system environment builder, including functions such as cache flushing/management software and exception decode and dispatch. IDT/kit contains the "processor specific" bits and pieces of an operating system, allowing the OS programmer to be freed from many of the details of the CPU architecture and implementation. The entire code is provided in its source format (C and assembler).



SOFTWARE DESIGN EXAMPLES

APPLICATION SOFTWARE

This example will use the most common C program, "Hello World," and will be run in RAM by downloading to an evaluation board using the IDT/ sim PROM monitor. This example also illustrates a range of simple application programs and benchmarks that will work regardless of hardware or operating system and require no more than a ANSI C library.

#include <stdio.h>

main (int argc, char **argv)
{
 printf ("hello world!\n");
 return (0);
}

Memory map

A simple stand-alone program will usually have all the memory to itself, except for a small amount at the bottom (and possibly the top) which is reserved for use by the PROM monitor.

In such an environment, the programmer will not have to worry about virtual memory: the program can be linked to run in the cacheable kseg0 address region or, to see the program with a logic analyzer, in the uncacheable kseg1 region. These regions map one-to-one with physical memory.

A typical base address for the program code would be 0x80020000 (i.e. at offset 0x20000 in the KSEG0 region). This leaves 128 Kbytes free for the PROM monitor's own data and stack, which is enough for IDT/sim. Above this will come the program's initialized data, then BSS (uninitialized data), followed by its "heap" (free memory for use by malloc *et al*). The PROM monitor will usually put the stack pointer near the top of memory, and the stack and heap will grow towards each other.

Starting up

Having downloaded the program to the evaluation board and told the PROM monitor to start the program, it will set the stack pointer to the top of memory and jump to the program's *entrypoint*, often defined by a label with a standard name (e.g. start), or simply by jumping to the first address in the program.

The code following the entrypoint has to ensure that the run-time environment required for a C program and library is set up. For a downloaded program this is usually a simple matter of zeroing the BSS segment, and initializing the *Sgp* register and stack. It should then call the program's main function, after ensuring that its *argc*, *argv* and *envp* arguments are initialized. If main returns, then its return value is passed to the exit function, which will close open files and in turn call exit. The exit function should transfer control back to the PROM monitor (the exact manner this is done is system or tool dependent)[†].

[†] The above functionality is provided by the "idt_csu.S" program provided with IDT/c.

The following code fragment shows how a start-up module might be implemented; it is commonly provided as part of the development system.

		• •	-
	.comm	environ,4	
		,	
	.data		
	ARGC	1	
argv0:	.asciiz	''prog''	
	.word	argv0, 0	
envvec:	.word	0	
	44		
	.text		
LEAF(_		lize \$gp */	
	la	gp,_gp	
	14	5P)_5P	
	/* clear	the BSS */	
	la	t0,_fbss	
	la	t1,end	
1:	SW	zero,0(t0)	
	addu	t0,4	
	bltu	t0,t1,1b	
		sure stack is in same KSEG	
	and	t0,sp,0x1fffffff	# get stack physical
		(1 A 1 000000	# address
	and	t1,~0x1fffffff	# get KSEG of "end"
	or	sp,t0,t1	# put sp in same KSEG
	/* alian	to 8 byte boundary and allo	nato an argeava
	/* angn	area */	cate an argsave
	and	sp,~7	
	subu	sp,16	
	Subu	S F)	
	/* initia	lize argc, argv, and environ ((IDT/sim zeroes
		a0-a2) */	
	li	a0,ARGC	# dummy argc
	la	a1,argvec	# dummy argv
	la	a2,envvec	# dummy envp
	SW	a2,environ	
	1.1. · · ·	• / • • • •	. ,
		main (argc, argv, environ)) *	7
	jal	main	
	move	a0,v0	
	jal	exit	
	/* in cas	se exit returns */	
1:	break	1	
1.	bicun	1b	
END(_s			
U	- /		
LEAF(_	exit)		
	li	ra,0xbfc00000+(17*8)# ID7	
			# vector
	j	ra	
END(_e	xit)		

C Library functions

Many C application programs will expect to have access to a C library which conforms to the ANSI definition, as described in [reference K&R]. Most development systems will supply a library that conforms to at least some parts of this standard. The rest of this section follows Appendix B of [reference K&R] to warn the programmer about those areas where some cross-development system libraries may deviate from the standard – refer to the toolchain documentation for specific information.

Input and output

The <stdio.h> header file is almost certain to be present, but the library will often provide only a small subset of the expected standard i/o facilities. In particular it will usually provide access to only a single console device via *stdin* and *stdout*, with no file i/o. Some systems may provide remote file access facilities, but this is often via a distinct set of non-standard function calls[†].

- *File operations*: are unlikely to be present, and if they are will usually support only the system console device.
- *Formatted output*: the printf functions will usually be present, but may omit some of the newer ANSI formatting options, and may not support floating-point formats.
- Formatted input: the scanf functions are often absent.
- *Character input and output*: usually provided, but often only to the system console.
- *Direct input and output*: sometimes provided, but often only to the system console. or serial I/O ports.
- File positioning: probably absent.
- Error handling: probably absent.

Character class tests

The <ctype.h> header file and its associated functions and/or macros are usually provided. The isxdigit function is sometimes absent or has a different name.

String functions

The older string functions are usually present, although often not very optimized. Some of the newer string functions such as strspn, strcspn, strpbrk, strstr, strerror and strtok may be absent.

The mem... functions are sometimes absent, and in their place the older bcopy, bcmp and bzero functions may be provided.

Mathematical functions

The mathematical functions, if provided at all, will often be in a separate math library. If this library is supplied, it will probably implement all of the required functions. Note that it may be impossible, or tricky, to run floating-point code on CPUs which do not have an on-chip FPA. Even if it does have one, the system may still need a trap handler for serious floating-point use. Some compilers such as the IDT/c compiler, can be instructed to implement floating-point operations by making calls to an emulation library (IDT provides this library along with the compiler).

Utility functions

The strto... functions are sometimes absent, but the older atoi and atol will usually be available. The floating point conversions may be absent. IDT tool-chain provides all of these functions.

[†] The IDT/c toolchain does provide many of these and other referenced functions. The programmer should consult the reference manuals for a particular toolchain to determine which functions are supported.

The following functions are often absent: rand, srand, atexit, system, getenv, bsearch, qsort, labs, div and ldiv.

The malloc family will probably exist in some form, although realloc is sometimes absent. At the lowest level they will probably call the sbrk function to acquire memory from the system, which the programmer may be required to implement. A simple sbrk will just return consecutive chunks of memory starting from &end (i.e. just after the program's declared data), until it reaches somewhere near the bottom of the stack, as follows:

```
extern char end[];
extern interrno;
static void *curbrk = end;
static void *maxbrk = 0;
#define MAXSTACK (64 * 1024)
void *
sbrk (int n)
ł
void *p;
/* calculate limit for curbrk on first call */
if (!maxbrk)
maxbrk = (void *)&n - MAXSTACK; /* &n is approx value of
                                                $sp */
/* check that there is room for this request */
if (curbrk + n > maxbrk) {
         /* no room */
errno = ENOMEM;
return (void *)-1;
ł
/* zero the requested region */
memset (curbrk, 0, n);
/* advance curbrk past region and return pointer to it */
\mathbf{p} = \mathbf{curbrk};
curbrk += n;
return p;
}
```

Diagnostics

The assert macro is often absent.

Variable argument lists

Variable arguments are usually supported, but sometimes only via the old *vararg* mechanism rather than the newer ANSI *stdarg*. IDT tool-chain provides both.

Non-local jumps

The setjmp and longjmp functions are usually supplied.

Signals

It is unlikely that the signal functions will be supported, although sometimes a limited form is provided in order to support SIGINT only.

Date and time

It is likely that none of these functions will be available. Timing benchmarks will often require a stop-watch, or some software mechanism which is very specific to the PROM monitor and/or development system[†].

Running the program

Having typed in the "hello world" program, the programmer must then compile it, link it, and convert it into a form suitable for downloading to an evaluation board. This process is very dependent on the particular development system, which should provide some sort of automated mechanism: many UNIX-hosted tool-chains provide a set of *makefiles* which control the whole process, via the well-known *make* utility. IDT toolchain provides this facilty even on the DOS platform.

When the compilation has completed successfully, a down-loadable file is created (typically using S-records or other standard format. IDT/sim version 5.1 or later will allow downloading of elf or ecoff files via ethernet, a superfast way of downloading.). Downloading this file will require the use of a terminal emulator (in IDT/sim, use the "load" command on the board, and the "cp" command on the host), or some other special utility, to transmit the file down an RS232 line to the board. More advanced evaluation boards may provide an Ethernet, SCSI or parallel interface in order to download large programs at high speed. Finally, it is then necessary to instruct the PROM monitor to execute the program (*go* command of IDT/sim).

A complete edit, compile, download and run cycle on a SUN platform using IDT/c might look like this:

On UNIX development system:

C> cd /idt/samples	change to source code directory
C> vi hello.c	enter/edit the source file
C> cp MakeBE Makefile	create the makefile from the template
C> vi Makefile	change "stanford" in template to "hello"
C> make	compile and link for IDT board ;
	this creates a "hellof.srec" file

On eval board's console: <IDT> l -a tty1

srec download via RS232 port #1

On development system: C> cat hellof.srec > /dev/ttyb download via ttyb port

On eval board's console:

<IDT> **go**

Debugging the program

Hopefully not too much can go wrong with "hello world", but larger application programs may require some debugging before they work.

start the program

Most PROM monitors, including IDT/sim, incorporate a command-line driven, machine-level debugger. This will allow the programmer to disassemble the code, examine registers and memory, set breakpoints and single-step through code one machine-instruction at a time.

Source-level debuggers allow the programmer to work in terms of the original source code and data structures instead of MIPS machine instructions. These debuggers run on the host development system – so that they can get at the source files and compiler-generated debugging information. They operate the program on the evaluation board by "remote control", via a serial line or network connection. Many PROM monitors will incorporate a special protocol to support this feature, although some may require that the code for it be downloaded along with the program.

[†] IDT provides a seamless platform-independent solution. The function "timer_stop" can provide elapsed time in microseconds since last call to the function "timer_start", as long as IDT/sim 5.1 or later is installed on the board.

Source-level debuggers may themselves be command-line driven (e.g. MIPS *dbx* and IDT's/GNU's *gdb*), or may offer a multi-window, GUI interface (GNU's 1995 releases). In all cases they are very complex programs, with many different commands and options. The development system's documentation should provide more details of how to use them with a target board.

EMBEDDED SYSTEM SOFTWARE

Many aspects of "embedded software" are the same as "application software", and its early development may be carried out in exactly the same way, on an evaluation board. But ultimately it is likely to be running in EPROM, on custom hardware, and require lower-level access to the processor in order to initialize it, test it, and handle machine traps and interrupts.

Memory map

Compared to a program which is downloaded into RAM, embedded software will (at least initially) have its code and read-only data in EPROM. The EPROM, and thus the code, should be located at physical address 0x1fc00000, which corresponds to the processor's reset vector of 0xbfc00000. The data area should probably be located near the bottom of RAM (DRAM or SRAM), but just above the area used for the processor's (non-boot) exception vectors: 0x400 should be safe for all existing RISController processors. Device registers should be decoded at high physical addresses, but below 512 Mb. If the hardware engineer suggests putting RAM at anywhere other than zero, or device registers anywhere outside of the bottom 512 Mb, then complain loudly: it will make software much more complicated, and performance may suffer.

Starting up

After a hardware reset, code will be running in KSEG1 (i.e. uncached), with the caches, TLB (if present), internal registers, and RAM in an undefined state. Its first job is to initialize these resources. A detailed discussion and example of this can be found in earlier chapters of this manual.

For higher performance, code will need to be located in the cacheable KSEG0 region (i.e. at 0x9fc00000), rather than the uncached KSEG1 (0xbfc00000). This has implications for start-up code. Before the caches are initialized, branches and absolute jumps (i.e. **j** and **ja**) are safe, because they do not alter the top four bits of the program counter, but any reference to data, or an attempt take the address of a function for use with **jr** or **jalr** will generate a KSEG0 address before it is valid to do so. The programmer must take care that any such references are explicitly mapped to KSEG1, by logically or-ing in the KSEG1 base address (i.e. 0xa0000000). Once the caches are initialized, switch to running cached by use of an explicit **jr** instruction, as follows:

```
/* switch to running cached, if so linked */
la t0,1f
jr t0
1:
```

Even running cached from EPROM will not give optimal performance, since cache refill cycles from EPROM will be slower than from RAM. A higher performance option is to link the code to run in RAM, and arrange for the start-up code to copy itself and the rest of the software from ROM to RAM. This is also useful when debugging the ROM, since it is not possible to set breakpoints or single-step code which is in ROM. Note, however, that this requires even more careful programming of the start-up code. Even jumps cannot be used until the code has been moved: only pc-relative branches are safe, and the **bal** instruction should be used in place of **jal** (though beware its limited +-128Kb range). Any attempt to access

data or take the address of a function must be relocated by explicitly adding in the offset between the code in RAM and its temporary location in EPROM. It is sensible to calculate this offset just once, and keep it in a reserved register, such as \$k1.

Another complication is initialized data. Initialized data can be declared in assembler or C, e.g.

```
.data
base: .word 10
```

or

```
int base = 10;
```

The initialized data is writable, and so must be in RAM. But how does it get there?

Some cross-development toolchains are not very helpful, and require that all data must be either uninitialized, or if initialized then read-only. Other toolchains provide various different mechanisms by which to initialize this data. SDE-MIPS, for example, takes the straight-forward step, when generating a ROM image, of placing a copy of the initialized data segment (i.e. *.data*) at the next 16-byte boundary after the code. It is then easy to copy this from ROM to its final in RAM.

The following code fragment illustrates a flexible mechanism for handling these different possibilities for moving code and data to RAM.

_reset_vec:	
b_reset 	
•••	
_reset:	
move k1,zero	# assume no relocation
bal 1f	# ra := current pc
1: la t0,1b	# t8 := linked pc
beq t0,ra,2f	# when they match, then no reloc is
	# correct
/* executing at other than	the linked address */
li k1,0xbfc00000	# k1 := actual EPROM base
la t0,_reset_vec	# t8 := linked EPROM base (may be RAM)
subu k1,t0	# k1 := reloc factor (actual – linked)
2:	
/* initialize CPU, RAM, c: (hardware specif 	
/* skip code move if it is li and t0,k1,~0x20000000 # i beqz t0,3f	nked for ROM */ gnore simple KSEG1->KSEG0 reloc
/* copy code to linked add	lress in RAM */
la a0,_ftext	# a0 := destination (RAM) address
addu a1,a0,k1	# a1 := source (ROM) address
la a2,etext	<pre># a2 := code size (etext – _ftext)</pre>
subu a2,a0	
bal memcpy	
3:	
	RAM (SDE-MIPS specific) */
la a0, fdata	# a0 := destination (RAM) address
la a1,etext	# a1 := source address (after ROM code)
addu a1,k1	
addu a1,15	# round address up to 16-byte boundary
and a1,~15	- · ·
la a2,edata	# a2 := data size (edata – _fdata)

- subu a2,a0 bal memcpy /* jump to C start-up at linked address */ la t0,_start
- j t0

Embedded system library functions

Embedded system software written in C or C++ will still need access to the MIPS Coprocessor 0 registers and instructions in order to control interrupts, catch exceptions, handle the caches and TLB, and so on. Some cross-compiler vendors will supply a toolkit of low-level library routines to do this, and sometimes it will include full source code. At a minimum such a kit should include assembler functions which read and write each CPU control register, initialize and update the TLB (if present), and initialize and invalidate all or part of the caches. Unfortunately there are no standard interfaces for these functions, and the programmer will have to read the cross-development system's documentation. The examples in this manual could serve as a baseline reference for programmers which choose to generate these functions themselves.[†]

Trap and interrupt handling

Beyond routines to manipulate the CPU control registers and caches, the system software may need a mechanism by which to catch machine exceptions (the generic name for traps and interrupts), and cause appropriate C handler functions to be called. Vendor-supplied embedded system toolkits probably contain some code to help with this, although this is often at the very low level, and require more work to interface to C-level functions. SDE-MIPS includes some relatively high-level exception handling code that allows the programmer to route different exceptions to different C functions, and pass them a pointer to a structure which contains the complete CPU context at the time of the exception.

Choices about stacks

An exception handler has several choices regarding its use of stacks:

- 1) Remain on the current stack, shared with the main, or current application. This is usually adequate for simple, single-threaded applications.
- 2) Have an exception stack, which it switches to upon receiving an exception when not already at exception level. This avoids overrunning an application's stack, if it is small, and avoids problems if the exception was caused by a bad value stack pointer value.
- 3) Have several exception stacks, one per "process". This is essential in multi-processing applications.

Simple interrupt routines

If any of the CPU's six interrupt pins or two software interrupt bits are active, and not masked by the CPU's *Status* register, the CPU takes an immediate Interrupt exception. Once the generic exception handler has routed the exception to the specific Interrupt exception function, it is the this function's responsibility to sort the interrupts into priority order and dispatch to the correct device's interrupt handler. The simplest technique is to make interrupt priorities correspond directly to interrupt pin number, allowing a simple bit-scan of the *Cause* register.

A very simple, fixed-priority interrupt handler might look something like this:

[†] Alternately, the programmer could obtain IDT/sim and/or IDT/kit from IDT, or a similar product from other 3rd party tools vendors.

```
extern void softclock(), softnet();
extern void diskintr();
extern void netintr();
extern void ttyintr();
extern void fpuintr();
extern void clkintr();
extern void dbgintr();
/* interrupt handler table */
void (*intrhand())[8] = {
softclock,
                                      /* [0] SInt0: clock */
softnet,
                                      /* [1] SInt1: network */
diskintr,
                                      /* [2] Intr0: disk controller */
                                      /* [3] Intr1: network interface */
netintr,
ttyintr,
                                      /* [4] Intr2: uart */
                                      /* [5] Intr3: fpu interrupt */
fpuintr.
                                      /* [6] Intr4: timer interrupt */
clkintr,
dbgintr
                                      /* [7] Intr5: bus errors, debug button, etc. */
};
/*
* Interrupt exception handler.
* 1) The xcp argument points to a structure which maps to
   the stack frame in which the CPU context (i.e. all
 * registers) are saved.
* 2) On entry all interrupts are masked (disabled).
* 3) It calls the mips_setsr() function to modify the CPU
    Status register.
*/
interrupt (struct xcption *xcp)
Ł
         unsigned int pend, intrno;
         /* find all pending, unmasked interrupts */
         pend = xcp->cause & xcp->status & SR_IMASK;
         /* dispatch each pending interrupt, starting with
          * highest */
         for (intrno = 7; (pend & SR_IMASK) != 0;
                                                  pend <<= 1, intrno--) {
                   if (pend & SR_IBIT7) {
                            /* enable only interrupts of higher priority
                             * than this one. */
                             unsigned int imask = SR_IMASK <<(intrno + 1)
                             mips_setsr (imask | SR_IEC);
                             /* call interrupt handler */
                             *intrhand[intrno]) (xcp);
                   }
         }
         /* disable all interrupts */
          mips_setsr (0);
}
```

Floating-point traps and interrupts

The previous section shows how to recognize a floating point interrupt. Following the interrupt the *EPC* will either point at the FP instruction or (if the FP instruction is in a branch delay slot) at the immediately preceding branch.

To find out what happened, look first at the CPU *Cause* register. If it shows a "co-processor unusable" condition, then the FPA instruction set is not enabled. In the R30xx, if it shows an interrupt at the FPA's level, the handler can get further details of exactly what has gone wrong by consulting the floating point status register. In the R4xxx, floating point exceptions are handled by the normal exception handler which will have to do the things described below once it has figured out that it is dealing with a FP exception. However, there are only three cases of interest:

- The FPA is disabled (CU1 == 0 in the CPU status register). If the CPU does not have an FPA, the software might want to emulate the instruction. If the FPA is available, the system might have been doing an "enable-on-demand"[†]. If so enable it and return to retry the instruction.
- The chip includes an FPA, and it's enabled, and the *FCR31* UnImp bit is set. The FPA has interrupted because it can't perform this particular operation, with these particular operands. The normal approach is to emulate the instruction though in this case software will want to put the result back in the real FP registers.

In theory there are a rather restricted range of operations and operands which cause this condition: underflows, operations which should produce the "illegal" NaN value, denormalised operands, NaN operands, and infinite operands.

The system could put in special case code to handle just these conditions. But it is very hard to get assurances about exactly when the FPA may refuse an operation.

• The system has an enabled FPA, and the FP status register UnImp bit is clear. It looks as if the FPA operation has produced an IEEEexception. Software may need to report this to the application, in some OS-dependent manner.

Emulating floating point instructions

- *Locate the instruction*: it will either be at EPC (when the CPU status register, *SR* bit BD, is clear); or when BD is set, indicating that the exception happened in a branch delay slot, the FP instruction will be at EPC+4.
- *Decode the instruction*: The encoding of FP arithmetic instructions is very regular.
- *Fetch the operands*: the instruction encoding tells which FP registers hold the operand(s).
- *Call the emulator*: to perform the actual operation.
- *Check for exceptions*: if there are any enabled IEEE exceptions. If the system architect knows that IEEE exceptions can't usefully happen (perhaps because there is no mechanism in place for applications to catch them), skip this stage.
- Patch the result: back into the appropriate FP destination register.
- *Hop over the emulated instruction*: if BD was clear, just restart at EPC+4.

But if BD was set the program is going to have to decode and emulate the branch instruction (at EPC) too, and restart at the branch target location.

Debugging

Once the developer leaves behind the relative safety of a PROM monitor and its debug support to develop the system PROM, finding out why the code is not working correctly may become much more tedious.

[†] Some systems do this to avoid saving FP registers at context switch if the application is not using the FPA.

At the worst, the programmer will have to use judicious calls to printf, link the program in KSEG1 (i.e. uncached) and monitor CPU addresses with a logic analyzer. Armed with a list of function addresses (e.g. the output of the *nm* utility), and possibly a detailed disassembler listing for the suspect function, it is often possible to deduce the bug. It is seldom necessary to capture data values, although a few bits or a byte can be useful if the analyzer has enough probes.

Many vendors offer R30xx/R4xxx disassemblers and special pods for an analyzer to trace both instruction and data accesses.

Another technique is to include support for remote source-level debugging in the new PROM. The use of a ROM emulator device may prove helpful. This would allow the debugger to place "breakpoints" into the ROM code.

UNIX-LIKE SYSTEM S/W

It is obviously impossible, in a few pages, to give a comprehensive description of a big operating system. This section will provide some background on what a portable big system does, and how it does it on MIPS – so if the system needs to implement some fragment of this functionality the programmer won't be starting entirely from scratch. In specific examples shown, the description below relates to the freely redistributable "NetBSD" system, part of the Berkeley family.

The description is arranged as follows:

- *Terminology*: key words, often used with very particular meanings in Unix-like systems:
- Components of a process:
- *Protection*: how the kernel protects itself and other processes from misbehaving software;
- Kernel services:
- Virtual memory: how the MIPS architecture is used to build VM.
- *Interrupts*: how the CPU's features relate to the needs of the OS.

Terminology

- *Task*: a thread of control, identified by a program counter and a stack. In other contexts this may be called a "process" or "thread".
- Address space: the program memory context seen by an application. For MIPS this is a single, simple 32-bit space, divided into two. The lower 2Gbytes is accessible in user mode, but the upper 2Gbytes is not usable except in kernel mode. Note that the address mapping doesn't change with CPU mode. There are no segments, no separate I- and D-space.

This MIPS model fits very well onto the BSD family of Unix-like systems, and was probably conceived with BSD's requirements in mind.

• *Program*: a bunch of code and data initialization, held on disc and loaded when required.

A "process" combines all these three: it is a task in an address space running a program.

- *File*: a named sequence of bytes coming from "outside". At its simplest it is just data which can be written out to disc and subsequently read back.
- *Device*: abstract, fairly unified interface to diverse real-world peripherals. Devices are named like files, and offer the same basic byte-stream model. Beneath this interface the kernel buffers data, handles interrupts and hardware details, and also provides an escape mechanism to keep device-specific functions tidy.

"Device drivers" are the lowest layer of kernel software which deals with hardware, and are supposed to isolate dependencies on particular controllers/peripherals.

Network interfaces are handled differently, and networking code is way beyond the scope of this chapter.

• *Page fault*: the OS maintains a mapping of program (virtual) addresses to physical addresses. But it doesn't have to keep all the process pages in memory. Access to a page for which no translation is defined causes a trap (a *page fault* which invokes a piece of software which checks that the address is legitimate, and if so brings the page into memory. When a page is touched for the first time, it will either be loaded from disc (if it is program text or initialized data) or supplied set to zero (if it is uninitialized data or stack).

Components of a process

The above description refers to a BSD "process" as a task, address space and program all at the same time. This is a restriction, but it does keep things simpler.

"Processes" are laid out in memory as shown in Figure 11.1, "Memory layout of a BSD process".




Figure 15.1. Memory layout of a BSD process

• *Program text*: every process has a program in memory which it can run (it may be "virtual memory", but to the process it seems to be there).

- *Stack*: every process has a stack, which grows downwards from the top of the user-accessible space. Since the MIPS architecture has no architecture-specified stack pointer, the OS is always willing to allocate pages of memory in the stack region if ever the program gets a page fault.
- *Declared data*: the data declared in a C program is noted in the object file, and explicitly accessed by compiled-in code. Initialized data is paged from the program file as needed, uninitialized data is supplied as zero-filled pages.
- *Heap*: this is the traditional name for data space allocated during program run-time. At the top of the data section the kernel maintains a boundary address (the *break*); on a page fault addresses above this are rejected as invalid. To allocate extra data the process can invoke the *sbrk*() system call; this is usually done implicitly when calling a free-space manager function such as *malloc*().
- *Kernel data structures*: when a process in BSD makes a system call the process continues execution, but in kernel mode. Some kernel activity (such as interrupts) doesn't run on a particular process context, but most does.

So important parts of the process address space are inside the kernel, and are not accessible while the process is running in user mode. In particular, the process in kernel mode gets access to the whole kernel code and data (mapped into kseg0) and to all IO registers (mapped in kseg1).

It is a boon that, while a process is running in the kernel, all its usermode data is accessible at exactly the same addresses as in user mode. Some architectures have to implement a special-case "copy user data to/from kernel space" instruction.

- *proc structure*: lurking in the kernel data area are the two key data structures which define the process. Why two? The smaller of these is the proc structure and contains information which may be required even when the process is not itself executing, and;
- *per-process data area (u area)*: this is the larger process structure, and is accessible only when the process is active. By a special trick of the MMU, the per-process data area is mapped to a constant virtual address inside the kernel, in the kseg2 region.
- *kernel stack*: attached to the per-process area, mapped into kseg2, is the stack used by the process when executing in the kernel. It is this stack which is "borrowed" by interrupts.

System calls and protection

One of the goals of BSD is protection for robustness; to ensure that a user-level program which goes wrong cannot disrupt the rest of the system. This is basically achieved by the process address space:

- In user mode, the process can only get at its user-mode virtual addresses, which are only those pages allocated by the kernel.
- To get into kernel mode, the process has to drop through a *system call* trap and can then perform only the function the system call allows. It is the duty of the system call itself to check its arguments for sanity, and to make sure that it behaves properly.
 - Interrupts and inadvertent traps behave much like system calls, albeit ones which don't work on behalf of the user process.

Of course, since the process has the whole kernel mapped it can at any time attempt a reference to kernel code or data; but in user mode this will be immediately trapped, and find its way to a memory reference error handler – which by default will kill the process. R30xx security features are pretty much the minimum that will support a BSD-style OS. Many architectures offer much more; but portable OS', since they want to be portable, use only the lowest common denominator of security functions – and since all significant microprocessor OS' are now portable, the extra functionality is wasted.

What the kernel does

In the BSD system the kernel is the essential common ground between processes, and must share out access to any resource for which processes compete (CPU time, memory, disc bandwidth etc.). It must also provide basic mechanisms so that processes which want to co-operate can communicate with each other. BSD and other Unix-like systems are traditionally rather kernel-heavy; more modern OS' try to provide only minimum functions in the kernel (which is then often called a *microkernel*), handing over other jobs to distinct "server" processes.

• *File system*: the kernel provides access to the file system, which is based on open/read/write/close functions. In practice this splits into two; resolving names and then implementing file I/O.

There will usually be multiple file system implementations (but each offering the same service); a file I/O system call will be redirected to the correct code according to whether the file is local, on NFS, on a DOS floppy disc, etc.

• *Scheduling*: BSD decides which process to run. Most of the time, processes will run until they need some input – and then they'll make a system call to get the input and block until the input is ready.

But sometimes a process needs to compute for longer; in this case it will be *time-sliced*; it will be allowed to run only for a second or so and then another process will be given a go.

To prevent a compute-bound process from clogging up the CPU, processes are given priorities, and any process which uses up its time slice has its priority reduced. A priority-based scheduling decision is made often – potentially, after any interrupt.

• *Paging*: the kernel shares memory by picking pages of memory which don't appear to have been used for a while, and throwing them out. A data page which has been written by a process since it came in must first be saved to a disc swap file.

The MIPS architecture gives no direct help in tracing what happens to pages; in many architectures the MMU hardware notes (separately) whenever a page is either referenced or written. In MIPS this must be simulated; so the kernel picks pages and marks them as (from the point of view of the hardware) "read only" or "invalid". Then it waits; if a process references or writes the page a trap will be generated, and the trap handler will look at the page status and set a software referenced/written bit.

In this way processes which are not active slowly migrate out of memory.

• *Caching and sharing code*: it often happens, particularly in a multiuser system, that there are multiple processes all running the same program. NetBSD treats code pages (i.e. read-only pages marked as loadable from a file) as sharable; when they are kept in memory they are indexed by their disc location. During periods of relatively light load (which is most of the time in most systems) much of memory has nothing very useful in it; so code pages are allowed to stay there, forming a least-recently used cache.

This means that a program which is repeatedly re-run to completion goes much faster. Although each time a process must be created and the whole program nominally "paged in", in practice all that is needed is to construct a set of entries referencing the already memoryresident code.

Virtual memory implementation for MIPS

The R30xx and R4xxx hardware supports an arbitrary (though small) set of translations in their TLBs. When an address is encountered which doesn't match with one of these, the CPU takes an exception (a *tlbmiss*) and software must find a new translation and load it.

"tlbmiss" events can occur very frequently when running large programs, and the trap handler must run quickly. Misses for user-mode addresses in the R30xx are vectored through a dedicated trap vector, to the *utlbmiss* routine; since MIPS kernels can be built to run largely in the kseg0/kseg1 areas (which don't require the TLB) the vast majority of TLB misses are user ones.

To speed the trap handler, most systems will keep memory-resident tables of page entries, in a format already bit-for-bit compatible with the hardware-determined TLB entries.

It would be nice to do this by keeping a simple array of TLB entries, indexed by virtual address. However, with a 2Gbyte range of user addresses and 4Kbyte pages, the array would require 512K entries, occupying 2Mbytes of memory. Since the program address space has huge "holes" in it, most of this 2Mbytes of memory would be full of nothing – which is a lot of memory to dedicate,

Two different solutions to this problem are used. MIPS Corp's UMIPS and RISC/os variants use a linear page table but don't keep it all in memory; NetBSD uses a memory-held secondary cache of page table entries supporting a machine-independent data structure:

• *Linear Page table not all in memory*: the linear page table is located in the *virtual* space kseg2. Although the whole page table is very large, most of it is never referenced, never allocated a kseg2 translation, and therefore costs nothing. The active parts of the page table correspond with the stack, data and code parts of the process address space; and for these the kseg2 translation is likely to remain live.

The CPU's *Context* register is explicitly designed to do the work of computing where the desired page table entry lies, saving a few more instructions.

This does require that the *utlbmiss* handler can safely suffer a regular trap, to cope with those occasions where the page table read falls on a kseg2 address which is not currently translated by the TLB. This nested exception is not allowed to happen in any other circumstances; but its use here motivates another feature of the MIPS hardware, and a convention:

- a) The status register's internal stack of processor state (2 bits for kernel/user mode and interrupt on/off) is three deep; allowing an exception to occur in an exception handler, *before* the status register gets saved.
- b) The "nested" exception overwrites the *EPC* value (return address) from the original address reference, so the *utlbmiss* handler saves *EPC* into the general-purpose register k1; the regular trap handler which deals with kernel TLB misses has to detect the double-exception and return to the right place.

This is why there are two registers (k0, k1) reserved for exception handling: most of the time only one is needed.

• Secondary cache of page table entries: NetBSD uses a different technique. Here the TLB miss handler consults a software cache of recently used page table entries. The software cache is implemented with a simple 2-set hashing function, with a fast path for translations which are in the same set as their predecessor. A modestly large cache gives an excellent hit rate – so those few translations which miss here can be computed by a C-language routine using architecture-independent tables.

Interrupt handling for MIPS

Interrupt handling in Unix-like OS' are descended from the prioritybased system implemented in hardware by DEC's PDP-11 and VAX architectures. Priorities are numbered from 0 to 7 (though not all are always used) – more recently, the numeric priorities have been getting names.

• *Priority model and spl*: kernel code is arranged so that, in general, each piece of code is accessible only at or above a particular priority level. So, for example, once a program is at level 4 the CPU will only accept interrupt requests prioritized at level 5 and above.

Most of the kernel code used by system calls runs at level 0.

Device code which needs to lock itself against asynchronouslyoccurring interrupt events can call a function such as *spl4*() (spl stands for "set processor level"): there is a separate call for each level. *spl4*() returns a value representing the priority level when it was called, so the code sequence:

> p = spl4(); /* do something which can't be interrupted */ splx(p);

restores whatever is required to lower the level again.

Note that interrupt handlers can get called at two points: either as soon as the interrupt signal is activated, or (if the processor is currently at a higher spl) the handler will be called when a call to *splx*() lowers the level below the interrupt's priority.

How it works

The MIPS interrupt hardware knows nothing of levels, with only an unprioritized mask for the interrupt inputs. But if an spl level can be assigned to each of the interrupt inputs, then each of the *spl.*() routines can be implemented by setting the interrupt mask to a value enabling only those interrupts allocated a higher level.



ASSEMBLY LANGUAGE PROGRAMMING TIPS

The MIPS ISA is designed for high-frequency, single-cycle instruction operation. Also, as noted earlier, the MIPS architecture does not carry a status register nor does it directly support various addressing formats. As a result, some operations that may have been found in older CISC architectures must by synthesized from multiple instructions in the MIPS architecture.

This chapter describes common programming problems and their implementation in the MIPS architecture. Many of these operations are directly supported by the synthetic instructions, described earlier.

Also note that many of these instructions require the use of \$at (the assembler temporary register) described earlier.

32-bit Address or Constant Values

As noted earlier in this manual, the MIPS instruction set does not have enough room in the bit encoding to directly support 32-bit constants or constant address values. Thus, programmers must use combinations of instructions to generate 32-bit values.

Again, these are commonly handled using the synthetic **la** or **li** instructions. Depending on the immediate value, the assembler will generate one or two instructions to implement the immediate load into the register:

Operand	Instruction Sequence
Upper 16 bits all zero	ori rd, value ₁₅₀
Upper 17 bits all one	addi rd, \$0, value ₁₅₀
Lower 16 bits all zero	lui rd, value ₃₁₁₆
All other values	lui rd, value ₁₅₀ ori rd, value ₃₁₁₆

Table 16.1. 32-bit immediate values

To jump to an absolute 32-bit address, a similar construct must be used. The **la** synthetic instruction is used to load the target address into a register; a **jr** (jump register) is then used to perform the jump.

Note that **j** and **jal** may be used in many instances. However, these instructions take the high-order four bits of the current "PC" as the upper four bits of the target address, and thus limit the program space that can be reached. In practice, this limit may be larger than the address space of most typical embedded applications.

Use of "Set" Instructions

The MIPS ISA provides a very powerful operation to enable the easy synthesis of complex test operations.

The "set" instructions place a value of '1' (true) or '0' (false) into the specified destination register to reflect the outcome of a specified comparison operation. When used with conditional branch operations, complex comparison sequences can be implemented, as well add-with-carry or subtract-with-borrow operation.

Use of "Set" with Complex Branch Operations

The MIPS instruction set directly implements branch comparisons for the following cases:

- two registers equal
- two registers not equal
- register greater-than-or-equal to zero
- register less-than-or-equal to zero
- register greater-than zero
- register less-than zero

These branch comparisons directly implement a wide range of common test conditions directly in hardware. However, in certain situations the programmer may require a more complicated test between two non-zero registers. This is where the "set" instructions are used.

For example, if the programmer wishes to branch conditionally if one register is less than another, a two instruction sequence is used:

slt \$at, \$a, \$b
bne \$at, \$0, target # branch to target if a < b</pre>

Using analogous instruction sequences, the programmer can synthesize virtually any comparison between two registers using the various set instructions.

Similarly, comparisons with immediate values can be implemented. For example, to compare whether a register value is less-than-or-equal-to an immediate:

slti \$at, \$a, imm+1
bne \$at, \$0, target # branch to target of a <=
imm</pre>

Of course, if the immediate value is large, then the programmer must first build it into a register as described earlier in this chapter, and then perform the comparison.

Many of these common operations are already built into the synthetic instruction set supported by a given toolchain assembler package. The programmer is advised to consult the reference manual.

Carry, borrow, overflow, and multi-precision math

The MIPS ISA does not directly support a carry bit. Instead, the effects of a carry bit can be synthesized when needed using the "set" constructs. This enables the programmer to implement tests for overflow, multiprecision math, and add-with-carry operations.

For example, these constructs enable the programmer to perform tests to determine whether an arithmetic operation resulted in a carry (or borrow).

For add sequences, there are two cases to consider:

Case	Instruction Sequence
No possible carry from previous operation	addu temp, A, B sltu carryout, temp, B # carryout from A + B
Carry-in from previous operation	not temp, A sltu carryout, B, temp xor carryout, 1 # carry-out from A+B+1

 Table 16.2.
 Add-with-carry

Subtract with borrow works analogously:

Case	Instruction Sequence
No borrow-in	sltu borrow, B, A #borrow-out from A-B
Borrow-in from previous	sltu borrow, B, A xor borrow, 1 #borrow out from A-B-1

Table H.3.	Subtract-with-borrow	operation
------------	----------------------	-----------

Testing for overflow also uses the set instructions, coupled with two basic rules:

- An addition operation has overflowed if:
 - the sign of both operands is the same
 - the sign of the result differs from the sign of the operands
- · A subtraction has overflowed if
 - the signs of the two operands are different
 - the sign of the result is different from the sign of the minuend

Testing for these conditions is a simple programming exercise. For example, testing for overflow in signed addition:

/* branch to	Label if t1+t	2 overflows	*/
	addu	t0, t1, t2	<pre>/* result in t0*/</pre>
	xor	t3, t1, t2	<pre>/* check signs of</pre>
operand	s*/		
	bltz	t3, 1f	<pre>/* then no overflow*/</pre>
	xor	t3, t0, t1	<pre>/* check sign of result */</pre>
	bltz	t3, Label	/* overflow*/
1f:	/* no overflo	w */	

R4xxx features

The R4xxx family with its support for MIPS-II and MIPS-III ISA offers tremendous power and flexibility which may be some times overlooked if the programmer is from the R30xx world and is migrating to the R4xxx. Newer instructions ought to be used whenever intelligent design and performance are the goals. These instructions include square-root, multiply accumulate(R4650), three operand multiply (R4650), trap-on various conditions, direct *cache* access , "double-word" versions of *add/multiply/divide* and virtually all types of *load* and *store* including those pertaining to co-processors and unaligned accesses, *branch-likely*, various methods of arithmetic and logical *shifts* in registers, and the power saving *wait*.

R5xxx features

Similarly, the R5000, with its support for the MIPS IV ISA offers even grater power and flexibility. Some of the newer instructions include the floating point multiply-add, multiply-subtract, reciprocal, reciprocal square root, and "conditional move" operations, which minimize the number of branches in programs.




CPU Instruction Set

Introduction

This appendix describes the instruction set architecture (ISA) for the central processing unit (CPU) in the MIPS IV architecture. The CPU architecture defines the non-privileged instructions that execute in user mode. It does not define privileged instructions providing processor control executed by the implementation-specific System Control Processor. Instructions for the floating-point unit (FPU) are described in Appendix B.

The original MIPS I CPU ISA has been extended in a backwardcompatible fashion three times. The ISA extensions are inclusive as the diagram illustrates; each new architecture level (or version) includes the former levels. The description of an architectural feature includes the architecture level in which the feature is (first) defined or extended. The feature is also available in all later (higher) levels of the architecture.



The practical result is that a processor implementing MIPS IV is

also able to run MIPS I, MIPS II, or MIPS III user-mode binary programs without change.

The CPU instruction set is first summarized by functional group then each instruction is described separately in alphabetical order. The appendix describes the organization of the individual instruction descriptions and the notation used in them (including FPU instructions). It concludes with the CPU instruction formats and opcode encoding tables.

Functional Instruction Groups

CPU instructions are divided into the following functional groups:

- Load and Store
- Arithmetic Logic Unit
- Jump and Branch
- Miscellaneous
- Coprocessor

Load and Store Instructions

Load and store instructions transfer data between the memory system and the general register sets in the CPU and the coprocessors. There are separate instructions for different purposes: transferring various sized fields, treating loaded data as signed or unsigned integers, accessing unaligned fields, selecting the addressing mode, and providing atomic memory update (read-modify-write).

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address among the bytes forming the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte. Except for the few specialized instructions listed in Table A-4, loads and stores must access naturally aligned objects. An attempt to load or store an object at an address that is not an even multiple of the size of the object will cause an Address Error exception.

Load and store operations have been added in each revision of the architecture:

- MIPS II
 - 64-bit coprocessor transfers
 - atomic update
- MIPS III
 - 64-bit CPU transfers
 - unsigned word load for CPU
- MIPS IV
 - register + register addressing mode for FPU

Table A-1 and Table A-2 tabulate the supported load and store operations and indicate the MIPS architecture level at which each operation was first supported. The instructions themselves are listed in the following sections.

		CPU	coproces	sor (excep	t 0)
Data Size	Load Signed	Load Unsigned	Store	Load	Store
byte	Ι	Ι	Ι		
halfword	Ι	Ι	Ι		
word	Ι	III	I	Ι	I
doubleword	III		III	II	II
unaligned word	Ι		Ι		
unaligned doubleword	III		III		
linked word (atomic modify)	Π		Π		
linked doubleword (atomic modify)	III		ш		

Table A-1 Load/Store Operations Using Register + Offset Addressing Mode.

	floating-poin	floating-point coprocessor only		
Data Size	Load	Store		
word	IV	IV		
doubleword	IV	IV		

 Table A-2
 Load/Store Operations Using Register + Register Addressing Mode.

Delayed Loads

The MIPS I architecture defines delayed loads; an instruction scheduling restriction requires that an instruction immediately following a load into register Rn cannot use Rn as a source register. The time between the load instruction and the time the data is available is the "load delay slot". If no useful instruction can be put into the load delay slot, then a null operation (assembler mnemonic NOP) must be inserted.

In MIPS II, this instruction scheduling restriction is removed. Programs will execute correctly when the loaded data is used by the instruction following the load, but this may require extra real cycles. Most processors cannot actually load data quickly enough for immediate use and the processor will be forced to wait until the data is available. Scheduling load delay slots is desirable for performance reasons even when it is not necessary for correctness.

CPU Loads and Stores

There are instructions to transfer different amounts of data: bytes, halfwords, words, and doublewords. Signed and unsigned integers of different sizes are supported by loads that either sign-extend or zero-extend the data loaded into the register.

Mnemonic	Description	Defined in
LB	Load Byte	Ι
LBU	Load Byte Unsigned	Ι
SB	Store Byte	Ι
LH	Load Halfword	Ι
LHU	Load Halfword Unsigned	Ι
SH	Store Halfword	Ι
LW	Load Word	Ι
LWU	Load Word Unsigned	III
SW	Store Word	Ι
LD	Load Doubleword	III
SD	Store Doubleword	III

Table A-3 Normal CPU Load/Store Instructions

Unaligned words and doublewords can be loaded or stored in only two instructions by using a pair of special instructions. The load instructions read the left-side or right-side bytes (left or right side of register) from an aligned word and merge them into the correct bytes of the destination register. MIPS I, though it prohibits other use of loaded data in the load delay slot, permits LWL and LWR instructions targeting the same destination register to be executed sequentially. Store instructions select the correct bytes from a source register and update only those bytes in an aligned memory word (or doubleword).

Mnemonic	Description	Defined in
LWL	Load Word Left	Ι
LWR	Load Word Right	Ι
SWL	Store Word Left	Ι
SWR	Store Word Right	Ι
LDL	Load Doubleword Left	III
LDR	Load Doubleword Right	III
SDL	Store Doubleword Left	III
SDR	Store Doubleword Right	III

Table A-4 Unaligned CPU Load/Store Instructions

Atomic Update Loads and Stores

There are paired instructions, Load Linked and Store Conditional, that can be used to perform atomic read-modify-write of word and doubleword cached memory locations. These instructions are used in carefully coded sequences to provide one of several synchronization primitives, including test-and-set, bit-level locks, semaphores, and sequencers/event counts. The individual instruction descriptions describe how to use them.

Mnemonic	Description	Defined in
LL	Load Linked Word	II
SC	Store Conditional Word	II
LLD	Load Linked Doubleword	III
SCD	Store Conditional Doubleword	III

 Table A-5
 Atomic Update CPU Load/Store Instructions

Coprocessor Loads and Stores

These loads and stores are coprocessor instructions, however it seems more useful to summarize all load and store instructions in one place instead of listing them in the coprocessor instructions functional group.

If a particular coprocessor is not enabled, loads and stores to that processor cannot execute and will cause a Coprocessor Unusable exception. Enabling a coprocessor is a privileged operation provided by the System Control Coprocessor.

Mnemonic	Description	Defined in
LWCz	Load Word to Coprocessor-z	Ι
SWCz	Store Word from Coprocessor-z	Ι
LDCz	Load Doubleword to Coprocessor-z	II
SDCz	Store Doubleword from Coprocessor-z	II

Table A-6 Coprocessor Load/Store Instructions

Mnemonic	Description	Defined in
LWXC1	Load Word Indexed to Floating Point	IV
SWXC1	Store Word Indexed from Floating Point	IV
LDXC1	Load Doubleword Indexed to Floating Point	IV
SDXC1	Store Doubleword Indexed from Floating Point	IV

Table A-7 PFU Load/Store Instructions Using Register + Register Addressing

Computational Instructions

Computational instructions perform arithmetic, logical, shift, multiply, and divide operations on values in registers. Two's complement arithmetic is performed on integers represented in two's complement notation. There are signed versions of add, subtract, multiply, and divide. There are add and subtract operations, called "unsigned," that are actually modulo arithmetic without overflow detection. There are unsigned versions of multiply and divide. There is a full complement of shift and logical operations.

MIPS I provides 32-bit integers and 32-bit arithmetic. MIPS III adds 64-bit integers and provides separate arithmetic and shift instructions for 64-bit operands. Logical operations are not sensitive to the width of the register.

Arithmetic Logic Unit

Some arithmetic and logical instructions operate on one operand, from a register and the other from a 16-bit immediate value in the instruction word. The immediate operand is treated as signed for the arithmetic and compare instructions, and treated as logical (zero-extended to register length) for the logical instructions.

<u>۱</u>

Mnemonic	Description	Defined in
ADDI	Add Immediate Word	Ι
ADDIU	Add Immediate Unsigned Word	Ι
SLTI	Set on Less Than Immediate	Ι
SLTIU	Set on Less Than Immediate Unsigned	Ι
ANDI	And Immediate	Ι
ORI	Or Immediate	Ι
XORI	Exclusive Or Immediate	Ι
LUI	Load Upper Immediate	Ι
DADDI	Doubleword Add Immediate	III
DADDIU	Doubleword Add Immediate Unsigned	III

 Table A-8
 ALU Instructions With an Immediate Operand

Mnemonic	Description	Defined in
ADD	Add Word	Ι
ADDU	Add Unsigned Word	Ι
SUB	Subtract Word	Ι
SUBU	Subtract Unsigned Word	Ι
DADD	Doubleword Add	III
DADDU	Doubleword Add Unsigned	III
DSUB	Doubleword Subtract	III
DSUBU	Doubleword Subtract Unsigned	III
SLT	Set on Less Than	Ι
SLTU	Set on Less Than Unsigned	Ι
AND	And	Ι
OR	Or	Ι
XOR	Exclusive Or	Ι
NOR	Nor	Ι

 Table A-9 Operand ALU Instructions

Shifts

There are shift instructions that take the shift amount from a 5-bit field in the instruction word and shift instructions that take a shift amount from the low-order bits of a general register. The instructions with a fixed shift amount are limited to a 5-bit shift count, so there are separate instructions for doubleword shifts of 0-31 bits and 32-63 bits.

Mnemonic	Description	Defined in
SLL	Shift Word Left Logical	Ι
SRL	Shift Word Right Logical	Ι
SRA	Shift Word Right Arithmetic	Ι
SLLV	Shift Word Left Logical Variable	Ι
SRLV	Shift Word Right Logical Variable	Ι
SRAV	Shift Word Right Arithmetic Variable	Ι
DSLL	Doubleword Shift Left Logical	III
DSRL	Doubleword Shift Right Logical	III
DSRA	Doubleword Shift Right Arithmetic	III
DSLL32	Doubleword Shift Left Logical + 32	III
DSRL32	Doubleword Shift Right Logical + 32	III
DSRA32	Doubleword Shift Right Arithmetic + 32	III
DSLLV	Doubleword Shift Left Logical Variable	III
DSRLV	Doubleword Shift Right Logical Variable	III
DSRAV	Doubleword Shift Right Arithmetic Variable	III

Table A-10 Shift Instructions

Multiply and Divide

Multiply produces a full-width product twice the width of the input operands: the low half is placed in LO and the high half is placed in HI. Integer divides produce both a quotient in LO and a remainder in HI. These results are accessed by instructions that transfer data between these special purpose registers and the general registers.

The R4650 adds the MAD or MADU instruction (multiply-accumulate or multiply-accumulate unsigned, with HI and LO as the accumulator) to the base MIPS-III ISA. The MAD or MADU instruction uses the HI and LO registers as a 64-bit accumulator. This process allows these instructions to compatibly operate in 32-bit processors.

The R4650 also adds MUL, a 3-operand $32x32 \rightarrow 32$ multiply instruction that eliminates the need to explicitly move the multiply result from the LO register back to a general register.

Note: After executing the MUL instruction, the HI and LO registers are undefined.

Mnemonic	Description	Defined in
MAD	Multiply/Add	IDT extension
MADU	Multiply/Add Unsigned	IDT extension
MUL	Multiply	IDT extension
MULT	Multiply Word	MIPS I
MULTU	Multiply Unsigned Word	MIPS I

Table A-11 Multiply/Divide Instructions (Page 1 of 2)

Mnemonic	Description	Defined in
DIV	Divide Word	Ι
DIVU	Divide Unsigned Word	Ι
DMULT	Doubleword Multiply	III
DMULTU	Doubleword Multiply Unsigned	III
DDIV	Doubleword Divide	III
DDIVU	Doubleword Divide Unsigned	III
MFHI	Move From HI	I
MTHI	Move To HI	I
MFLO	Move From LO	I
MTLO	Move To LO	Ι

Table A-11 Multiply/Divide Instructions (Page 2 of 2)

Jump and Branch Instructions

The architecture defines PC-relative conditional branches, a PC-region unconditional jump, an absolute (register) unconditional jump, and a similar set of procedure calls that record a return link address in a general register. For convenience this discussion refers to them all as branches.

All branches have an architectural delay of one instruction. When a branch is taken, the instruction immediately following the branch instruction, in the branch delay slot, is executed before the branch to the target instruction takes place. Conditional branches come in two versions that treat the instruction in the delay slot differently when the branch is not taken and execution falls through. The "branch" instructions execute the instruction in the delay slot, but the "branch likely" instructions do not (they are said to nullify it).

By convention, if an exception or interrupt prevents the completion of an instruction occupying a branch delay slot, the instruction stream is continued by re-executing the branch instruction. To permit this, branches must be restartable; procedure calls may not use the register in which the return link is stored (usually register 31) to determine the branch target address.

Mnemonic	Description	Defined in
J	Jump	Ι
JAL	Jump and Link	Ι

Table A-12 Jump Instructions Jumping Within a 256 Megabyte Region

Mnemonic	Description	Defined in
JR	Jump Register	Ι
JALR	Jump and Link Register	Ι

 Table A-13 Jump Instructions to Absolute Address

Mnemonic	Description	Defined in
BEQ	Branch on Equal	Ι
BNE	Branch on Not Equal	Ι
BLEZ	Branch on Less Than or Equal to Zero	Ι
BGTZ	Branch on Greater Than Zero	Ι
BEQL	Branch on Equal Likely	II
BNEL	Branch on Not Equal Likely	II
BLEZL	Branch on Less Than or Equal to Zero Likely	II
BGTZL	Branch on Greater Than Zero Likely	II

Table A-14 PC-Relative Conditional Branch Instructions,Comparing 2 Registers

Mnemonic	Description	Defined in
BLTZ	Branch on Less Than Zero	Ι
BGEZ	Branch on Greater Than or Equal to Zero	Ι
BLTZAL	Branch on Less Than Zero and Link	Ι
BGEZAL	Branch on Greater Than or Equal to Zero and Link	Ι
BLTZL	Branch on Less Than Zero Likely	II
BGEZL	Branch on Greater Than or Equal to Zero Likely	II
BLTZALL	Branch on Less Than Zero and Link Likely	II
BGEZALL	Branch on Greater Than or Equal to Zero and Link Likely	II

Table A-15 PC-Relative Conditional Branch Instructions, Comparing Against Zero

Miscellaneous Instructions

Exception Instructions

Exception instructions have as their sole purpose causing an exception that will transfer control to a software exception handler in the kernel. System call and breakpoint instructions cause exceptions unconditionally. The trap instructions cause exceptions conditionally based upon the result of a comparison.

Mnemonic	Description	Defined in
SYSCALL	System Call	Ι
BREAK	Breakpoint	Ι

Table A-16 System Call and Breakpoint Instructions

Mnemonic	Description	Defined in
TGE	Trap if Greater Than or Equal	II
TGEU	Trap if Greater Than or Equal Unsigned	II
TLT	Trap if Less Than	II
TLTU	Trap if Less Than Unsigned	II
TEQ	Trap if Equal	II
TNE	Trap if Not Equal	II

 Table A-17 Trap-on-Condition Instructions, Comparing Two Registers

Mnemonic	Description	Defined in
TGEI	Trap if Greater Than or Equal Immediate	II
TGEIU	Trap if Greater Than or Equal Unsigned Immediate	II
TLTI	Trap if Less Than Immediate	II
TLTIU	Trap if Less Than Unsigned Immediate	II
TEQI	Trap if Equal Immediate	II
TNEI	Trap if Not Equal Immediate	II

 Table A-18 Trap-on-Condition Instructions, Comparing an Immediate

Serialization Instructions

The order in which memory accesses from load and store instruction appears **outside** the processor executing them, such as in a multiprocessor system, is not specified by the architecture. The SYNC instruction creates a point in the executing instruction stream at which the relative order of some loads and stores is known. Loads and stores executed before the SYNC are completed before loads and stores after the SYNC can start.

Mnemonic	Description	Defined in
SYNC	Synchronize Shared Memory	II

Table A-19 Serialization Instruction

Conditional Move Instructions

Instructions were added in MIPS IV to conditionally move one CPU general register to another, based on the value in a third general register.

Mnemonic	Description	Defined in
MOVN	Move Conditional on Not Zero	IV
MOVZ	Move Conditional on Zero	IV

Table A-20 CPU Conditional Move Instructions

Prefetch

There are two prefetch advisory instructions: one with register+offset addressing and the other with register+register addressing. These instructions advise that memory is likely to be used in a particular way in the near future and should be prefetched into the cache. The PREFX instruction using register+register addressing mode is coded in the FPU opcode space, along with the other operations using register+register addressing.

Mnemonic	Description	Defined in
PREF	Prefetch Indexed	IV

Table A-21 Prefetch Using Register + Offset Address Mode

Mnemonic	Description	Defined in
PREFX	Prefetch Indexed	IV

Table A-22 Prefetch Using Register + Register Address Mode

Coprocessor Instructions

Coprocessors are alternate execution units, with register files separate from the CPU. The MIPS architecture provides an abstraction for up to 4 coprocessor units, numbered 0 to 3. Each architecture level defines some of these coprocessors, as shown in Table A-23.

Coprocessor 0 is always used for system control and coprocessor 1 is used for the floating-point unit. Other coprocessors are architecturally valid, but do not have a reserved use. Some coprocessors are not defined and their opcodes are either reserved or used for other purposes.

MIPS architecture level				
coprocessor	I	П	III	IV
0	Sys Control	Sys Control	Sys Control	Sys Control
1	FPU	FPU	FPU	FPU
2	unused	unused	unused	unused
3	unused	unused	not defined	FPU (COP 1X)

 Table A-23 Coprocessor Definition and Use in the MIPS Architecture

The coprocessors may have two register sets—coprocessor general registers and coprocessor control registers—each set containing up to thirty two registers. Coprocessor computational instructions may alter registers in either set.

System control for all MIPS processors is implemented as coprocessor 0 (CP0), the System Control Coprocessor. It provides the processor control, memory management, and exception handling functions. The CP0 instructions are specific to each CPU and are documented with the CPU-specific information.

If a system includes a floating-point unit, it is implemented as coprocessor 1 (CP1). In MIPS IV, the FPU also uses the computation opcode space for coprocessor unit 3, renamed COP1X. The FPU instructions are documented in Appendix B.

The coprocessor instructions are divided into these two main groups:

- Load and store instructions that are reserved in the main opcode space.
- Coprocessor-specific operations that are defined entirely by the coprocessor.

Coprocessor Load and Store

Load and store instructions are not defined for CP0; the move to/from coprocessor instructions are the only way to write and read the CP0 registers. The loads and stores for coprocessors are summarized in "Load and Store Instructions" on page 1.

Coprocessor Operations

There are up to four coprocessors and the instructions are shown generically for coprocessor-*z*. Within the operation main opcode, the coprocessor has further coprocessor-specific instructions encoded.

Mnemonic	Description	Defined in
COPz	Coprocessor-z Operation	Ι

Table A-24 Coprocessor Operation Instructions

Memory Access Types

MIPS processors provide a few *memory access types* that are characteristic ways to use physical memory and caches to perform a memory access. The memory access type is specified as a cache coherence algorithm (CCA) in the CP0 descriptions of a virtual address. The access type used for a location is associated with the virtual address, not the physical address or the instruction making the reference. Implementations without multiprocessor (MP) support provide uncached and cached accesses. Implementations with MP support provide uncached, cached noncoherent and cached coherent accesses. The memory access types use the memory hierarchy as follows:

Uncached

Physical memory is used to resolve the access. Each reference causes a read or write to physical memory. Caches are neither examined nor modified.

Cached Noncoherent

Physical memory and the caches of the processor performing the access are used to resolve the access. Other caches are neither examined nor modified.

Cached Coherent

Physical memory and all caches in the system containing a coherent copy of the physical location are used to resolve the access. A copy of a location is coherent (noncoherent) if the copy was placed in the cache by a cached coherent (cached noncoherent) access. Caches containing a coherent copy of the location are examined and/or modified to keep the contents of the location coherent. It is unpredictable whether caches holding a noncoherent copy of the location are examined and/or modified during a cached coherent access.

Cached

For early 32-bit processors without MP support, cached is equivalent to cached noncoherent. If an instruction description mentions the cached noncoherent access type, the comment applies equally to the cached access type in a processor that has the cached access type.

For processors with MP support, cached is a collective term, e.g. "cached memory" or "cached access", that includes both cached noncoherent and cached coherent. Such a collective use does not imply that cached is an access type, it means that the statement applies equally to cached noncoherent and cached coherent access types.

Mixing References with Different Access Types

It is possible to have more than one virtual location simultaneously mapped to the same physical location. The memory access type that is used for virtual mappings may be different.

For all accesses to virtual locations with the **same** memory access type, a processor executing load and store instructions must observe the effect of those instructions to a physical location in the order that they occur in the instruction stream (such as program order).

If a processor executes a load or store using one access type to a physical location, the behavior of a subsequent load or store to the same location, using a different memory access type, is undefined unless a privileged instruction sequence is executed between the two accesses. Each implementation has a privileged implementation-specific mechanism that must be used to change the access type being used to access a location.

The ORION family allows physical memory to be described simultaneously with different access characteristics, such as write-back and write-through. The caches are physically tagged, and provide sufficient state bites, to ensure memory coherency in a uniprocessor system.

The memory access type of a location affects the behavior of I-fetch, load, store, and prefetch operations to the location. In addition, memory access types affect some instruction descriptions. Load linked (LL, LLD) and store conditional (SC, SCD) have defined operation only for locations with cached memory access type. SYNC affects only load and stores made to locations with uncached or cached coherent memory access types.

Cache Coherence Algorithms and Access Types

The memory access types are specified by implementation-specific cache coherence algorithms (CCAs) in TLB entries. Slightly different cache coherence algorithms such as "cached coherent, update on write" and "cached coherent, exclusive on write" can map to the same memory access type, in this case they both map to cached coherent.

To map to the same access type, the fundamental mechanism of both CCAs must be the same. When it affects the operation of the instruction, the instructions are described in terms of the memory access types. The load and store operations in a processor proceeds according to the specific CCA of the reference, however, and the pseudocode for load and store common functions in the section "Load and Store Memory Functions" on page 18 use the CCA value rather than the corresponding memory access type.

Implementation-Specific Access Types

An implementation may provide memory access types other than uncached, cached noncoherent, or cached coherent. Implementationspecific documentation will define the properties of the new access types and their effect on all memory-related operations.

Instruction Descriptions

The CPU instructions are described in alphabetic order. Each description contains several sections that contain specific information about the instruction. The content of the section is described in detail below. An example description is shown in Figure A.1.




Figure A.1 Example Instruction Description

Instruction mnemonic and name

The instruction mnemonic and name are printed as page headings for each page in the instruction description.

Instruction encoding picture

The instruction word encoding is shown in pictorial form at the top of the instruction description. This picture shows the values of all constant fields and the opcode names for opcode fields in upper-case. It labels all variable fields with lower-case names that are used in the instruction description. Fields that contain zeroes but are not named are unused fields that are required to be zero. A summary of the instruction formats and a definition of the terms used to describe the contents can be found in **CPU Instruction Formats** on page 197.

Format

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are shown. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in order of extension. The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

The assembler format is shown with literal parts of the assembler instruction in upper-case characters. The variable parts, the operands, are shown as the lower-case names of the appropriate fields in the instruction encoding picture. The architecture level at which the instruction was first defined, e.g. "MIPS I", is shown at the right side of the page.

There can be more than one assembler format per architecture level. This is sometimes an alternate form of the instruction. Floating-point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the "fmt" field. For example the ADD.fmt instruction shows ADD.S and ADD.D.

The assembler format lines sometimes have comments to the right in parentheses to help explain variations in the formats. The comments are not a part of the assembler format.

Purpose

This section provides a short statement on the purpose of the instruction.

Description

If a one-line symbolic description of the instruction is feasible, it will appear immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the highlevel language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR *rt*" is CPU General Purpose Register specified by the instruction field *rt*. "FPR *fs*" is the Floating Point Operand Register specified by the instruction field *fs*. "CP1 register *fd*" is the coprocessor 1 General Register specified by the instruction field *fd*. "FCSR" is the floating-point control and status register.

Restrictions

This section documents the restrictions on the instruction. Most restrictions fall into one of the following six categories:

- The valid values for instruction fields (see floating-point ADD.fmt).
- The alignment requirements for memory addresses (see LW).
- The valid values of operands (see DADD).
- The valid operand formats (see floating-point ADD.fmt).
- The order of instructions necessary to guarantee correct execution.
- The valid memory access types (see LL/SC).

These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (see MUL).

Operation

This section describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. The purpose of this section is to describe the operation of the instruction clearly in a form with less ambiguity than prose. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or omitted for readability.

There will be separate *Operation* sections for 32-bit and 64-bit processors if the operation is different. This is usually necessary because the path to memory is a different size on these processors.

See "Operation Section Notation and Functions" on page 15 for more information on the formal notation.

Exceptions

This section lists the exceptions that can be caused by **operation** of the instruction. It omits exceptions that can be caused by instruction fetch, e.g. TLB Refill. It omits exceptions that can be caused by asynchronous external events, e.g. Interrupt. Although the Bus Error exception may be caused by the operation of a load or store instruction this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are implementation dependent.

Reserved Instruction is listed for every instruction not in MIPS I because the instruction will cause this exception on a MIPS I processor. To execute a MIPS II, MIPS III, or MIPS IV instruction, the processor must both support the architecture level and have it enabled. The mechanism to do this is implementation specific.

The mechanism used to signal a floating-point unit (FPU) exception is implementation specific. Some implementations use the exception named "Floating Point". Others use external interrupts (the Interrupt exception). This section lists Floating Point to represent all such mechanisms. The specific FPU traps are listed, indented, under the Floating Point entry.

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

Programming and Implementation Notes

These sections contain material that is useful for programmers and implementors respectively but that is not necessary to describe the instruction and does not belong in the description sections.

Operation Section Notation and Functions

In an instruction description, the *Operation* section describes the operation performed by each instruction using a high-level language notation. The contents of the *Operation* section are described here. The special symbols and functions used are documented here.

Pseudocode Language

Each of the high-level language statements is executed in sequential order (as modified by conditional and loop constructs).

Pseudocode Symbols

Special symbols used in the notation are described in .

Symbol	Meaning
	Assignment.
=, ≠	Tests for equality and inequality.
	Bit string concatenation.
x ^y	A y-bit string formed by y copies of the single-bit value x .
x _{yz}	Selection of bits y through z of bit string x . Little-endian bit notation (rightmost bit is 0) is used. If y is less than z , this expression is an empty (zero length) bit string.
+, -	2's complement or floating-point arithmetic: addition, subtraction.
*,×	2's complement or floating-point multiplication (both used for either).
div	2's complement integer division.
mod	2's complement modulo.
1	Floating-point division.
<	2's complement less than comparison.
nor	Bit-wise logical NOR.
xor	Bit-wise logical XOR.
and	Bit-wise logical AND.
or	Bit-wise logical OR.
GPRLEN	The length in bits (32 or 64), of the CPU General Purpose Registers.
GPR[x]	CPU General Purpose Register x. The content of GPR[0] is always zero.
FPR[x]	Floating-Point operand register x.
FCC[cc]	Floating-Point condition code cc. FCC[0] has the same value as COC[1].
FGR[x]	Floating-Point (Coprocessor unit1), general register x.
CPR[z,x]	Coprocessor unit z, general register x.
CCR[z,x]	Coprocessor unit z, control register x.
COC[z]	Coprocessor unit z condition signal.
BigEndianMem	Endian mode as configured at chip reset (0 \rightarrow Little, 1 \rightarrow Big). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory), and the endianness of Kernel and Supervisor mode execution.
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is effected by setting the RE bit of the Status register. Thus, ReverseEndian may be computed as (SR _{RE} and User mode).
BigEndianCPU	The endianness for load and store instructions $(0 \rightarrow \text{Little}, 1 \rightarrow \text{Big})$. In User mode, this endianness may be switched by setting the RE bit in the Status Register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
LLbit	Bit of virtual state used to specify operation for instructions that provide atomic read-modify-write. It is set when a linked load occurs. It is tested and cleared by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.

 Table A-25
 Symbols in Instruction Operation Statements (Page 1 of 2)

Symbol	Meaning
I:, I+n:, I-n:	This occurs as a prefix to operation description lines and functions as a label. It indicates the instruction time during which the effects of the pseudocode lines appears to occur (i.e. when the pseudocode is "executed"). Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of "I.". Sometimes effects of an instruction appear to occur either earlier or later – during the instruction operation is written in sections labelled with the instruction time, relative to the current instruction I, in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction will have the portion of the instruction labelled "I+1:".
	The effect of pseudocode statements for the current instruction labelled "I+1:"appears to occur "at the same time" as the effect of pseudocode statements labelled "I:" for the following instruction. Within one pseudocode sequence the effects of the statements takes place in order. However, between sequences of statements for different instructions that occur "at the same time", there is no order defined. Programs must not depend on a particular order of evaluation between such sections.
PC	The Program Counter value. During the instruction time of an instruction this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to PC during an instruction time. If no value is assigned to PC during an instruction time by any pseudocode statement, it is automatically incremented by 4 before the next instruction time. A taken branch assigns the target address to PC during the instruction time of the instruction in the branch delay slot.
PSIZE	The SIZE, number of bits, of Physical address in an implementa- tion.

Table A-25 Symbols in Instruction Operation Statements (Page 2 of 2)

Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation specific behavior, or both. The functions are defined in this section.

Coprocessor General Register Access Functions

Defined coprocessors, except for CPO, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the following functions:

COP_LW (z, rt, men	nword)	
z:	The coprocessor unit number.	
rt:	Coprocessor general register specifier.	
memword:	A 32-bit word value supplied to the coprocessor.	
	ken by coprocessor <i>z</i> when supplied with a word from	
	ad word operation. The action is coprocessor specific.	
	would be to store the contents of <i>memword</i> in	
coprocessor general	l register <i>rt</i> .	
COP_LD (z, rt, mem	idouble)	
z:	The coprocessor unit number.	
rt:	Coprocessor general register specifier.	
memdouble	64-bit doubleword value supplied to the	
coprocessor.		
This is the action ta	aken by coprocessor z when supplied with a	
doubleword from m	emory during a load doubleword operation. The	
	or specific. The typical action would be to store the	
contents of memdor	uble in coprocessor general register rt.	
dataword \leftarrow COP_S	SW (z, rt)	
Z:	The coprocessor unit number.	
rt:	Coprocessor general register specifier.	
dataword:	32-bit word value.	
This defines the act	ion taken by coprocessor <i>z</i> to supply a word of data	
during a store word	operation. The action is coprocessor specific. The	
typical action would	d be to supply the contents of the low-order word in	
coprocessor general	l register <i>rt</i> .	
datadouble \leftarrow XOP	_SD (z, rt)	
Z:	The coprocessor unit number.	
rt:	Coprocessor general register specifier.	
datadouble:	64-bit doubleword value.	
This defines the action taken by coprocessor <i>z</i> to supply a doubleword of		
data during a store doubleword operation. The action is coprocessor		
specific. The typical action would be to supply the contents of the		
doubleword in copr	ocessor general register <i>rt</i> .	
Table A-26	Coprocessor General Register Access Functions	

or General Register Access Functions

Load and Store Memory Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address among the bytes forming the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the operation description pseudocode for load and store operations, the functions shown below are used to summarize the handling of virtual addresses and accessing physical memory. The size of the data item to be loaded or stored is passed in the AccessLength field.

The valid constant names and values are shown in Table A-27. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) can be determined directly from the AccessLength and the two or three low-order bits of the address.

(pAddr, C	CA) ←Addı	ressTranslation (vAddr, IorD, LorS)
pA	Addr:	Physical Address.
C	CA:	Cache Coherence Algorithm: the method used to access caches and memory and resolve the
		reference.
vA	ddr:	Virtual Address.
Io	rD:	Indicates whether access is for INSTRUCTION or
		DATA.
Lo	orS:	Indicates whether access is for LOAD or STORE.
Translate	a virtual a	ddress to a physical address and a cache coherence
algorithm	describing	g the mechanism used to resolve the memory

reference. Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cache coherence algorithm (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB is used to determine the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted the function fails and an exception is taken.

$MemElem \leftarrow LoadM$	emory (CCA, AccessLength, pAddr, vAddr, IorD)
MemElem:	Data is returned in a fixed width with a natural
	alignment. The width is the same size as the CPU
	general purpose register, 32 or 64 bits, aligned on a
	32 or 64-bit boundary respectively.
CCA:	Cache Coherence Algorithm: the method used to
	access caches and memory and resolve the
	reference.
AccessLengt	h:Length, in bytes, of access.
pAddr:	Physical Address.
vAddr:	Virtual Address.
IorD:	Indicates whether access is for Instructions or Data.

Load a value from memory.

Uses the cache and main memory as specified in the Cache Coherence Algorithm (*CCA*) and the sort of access (*IorD*) to find the contents of *AccessLength* memory bytes starting at physical location *pAddr*. The data is returned in the fixed width naturally-aligned memory element (MemElem). The low-order two (or three) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* needs to be given to the processor. If the memory access type of the reference is uncached then only the referenced bytes are read from memory and valid within the memory element. If the access type is cached, and the data is not present in cache, an implementation specific size and alignment block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, the block is the entire memory element.

StoreMemory (CCA	, AccessLength, MemElem, pAddr, vAddr)	
CCA:	Cache Coherence Algorithm: the method used to	
	access caches and memory and resolve the	
	reference.	
AccessLength:Length, in bytes, of access.		
MemElem:	Data in the width and alignment of a memory	
	element. The width is the same size as the CPU	
	general purpose register, 4 or 8 bytes, aligned on a	
	4 or 8-byte boundary. For a partial-memory-	
	element store, only the bytes that will be stored	
	must be valid.	
pAddr:	Physical Address.	
vAddr:	Virtual Address.	
Store a value to memory.		
The specified data is stored into the physical location <i>pAddr</i> using the		
memory hierarchy (data caches and main memory) as specified by the		

memory hierarchy (data caches and main memory) as specified by the Cache Coherence Algorithm (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (word for 32-bit processors, doubleword for 64-bit processors), though only the bytes that will actually be stored to memory need to be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicates which of the bytes within the *MemElem* data should actually be stored; only these bytes in memory will be changed.

Prefetch (CCA, pAddr, vAddr, DATA, hint)			
CCA:	Cache Coherence Algorithm: the method used to access caches and memory and resolve the reference.		
pAddr:	physical Address.		
vAddr:	Virtual Address.		
DATA:	Indicates that access is for DATA.		
hint:	hint that indicates the possible use of the data.		
Prefetch data from memory.			
Prefetch is an advisory instruction for which an implementation specific			
action is taken. The action taken may increase performance but must			
not change the meaning of the program or alter architecturally-visible			
state.			

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

Table A-27 AccessLength Specifications for Loads/Stores

• ••

Access Functions for Floating-Point Registers

The details of the relationship between CP1 general registers and floating-point operand registers is encapsulated in the functions included in this section. See **"Valid Operands for FP Instructions" on page 6** for more information.

This function returns the current logical width, in bits, of the CP1 general registers. All 32-bit processors will return "32". 64-bit processors will return "32" when in 32-bit-CP1-register emulation mode and "64" when in native 64-bit mode.

The following pseudocode referring to the $Status_{FR}$ bit is valid for all existing MIPS 64-bit processors at the time of this writing, however this is a privileged processor-specific mechanism and it may be different in some future processor.

```
SizeFGR() -- current size, in bits, of the CP1 general
registers
size "SizeFGR()
    if 32_bit_processor then
        size "32
    else
        /* 64-bit processor */
        if Status<sub>FR</sub> = 1 then
            size "64
        else
            size "32
        endif
    endif
```

This pseudocode specifies how the unformatted contents loaded or moved-to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format, but not to interpret it in a different format.

```
ValueFPR() -- Get a formatted value from an FPR.
value <sup>"</sup>ValueFPR (fpr, fmt)
FPR */
                               /* get a formatted value from an
   if SizeFGR() = 64 then
       case fmt of
           S, W:
               value "FGR[fpr]<sub>31.0</sub>
           D, L:
               value "FGR[fpr]
       endcase
    elseif fpr<sub>0</sub> = 0 then
                               /* fpr is valid (even), 32-bit wide
FGRs */
        case fmt of
           S, W:
               value "FGR[fpr]
           D, L:
                value "FGR[fpr+1] || FGR[fpr]
       endcase
                               /* undefined for odd 32-bit FGRs
   else
*/
        UndefinedResult
   endif
```

This pseudocode specifies the way that a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR contains a value via StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

```
StoreFPR() -- store a formatted value into an FPR.
StoreFPR(fpr, fmt, value):
                                /* place a formatted value into an
FPR */
   if SizeFGR() = 64 then /* 64-bit wide FGRs */
        case fmt of
            S, W:
                FGR[fpr] " undefined<sup>32</sup> | | value
            D. L:
                FGR[fpr] " value
        endcase
                                /* fpr is valid (even), 32-bit wide
    elseif fpr<sub>0</sub> = 0 then
FGRs */
        case fmt of
            S. W:
                FGR[fpr+1] " undefined<sup>32</sup>
                FGR[fpr] "value
            D. L:
                FGR[fpr+1] " value<sub>63..32</sub>
                FGR[fpr] "value<sub>31 0</sub>
        endcase
                                 /* undefined for odd 32-bit FGRs
    else
*/
        UndefinedResult
    endif
```

Miscellaneous Functions

SyncOperation(stype) stype: Type of load/store ordering to perform. order loads and stores to synchronize shared memory. Perform the action necessary to make the effects of groups synchronizable loads and stores indicated by *stype* occur in the same order for all processors. SignalException(Exception) Exception The exception condition that exists. Signal an exception condition. This will result in an exception that aborts the instruction. The instruction operation pseudocode will never see a return from this function call. UndefinedResult() This function indicates that the result of the operation is undefined. NullifyCurrentInstruction()

Nullify the current instruction.

This occurs during the instruction time for some instruction and that instruction is not executed further. This appears for branch-likely instructions during the execution of the instruction in the delay slot and it kills the instruction in the delay slot.

CoprocessorOperation (z, cop_fun)

z Coprocessor unit number

cop_fun Coprocessor function from function field of instruction Perform the specified Coprocessor operation.

Individual CPU Instruction Descriptions

The user-mode CPU instructions are described in alphabetic order. See "Instruction Descriptions" on page 13 for a description of the information in each instruction description.

Add Word

Ι

									Auuw	
31 26	25	21 20	16	15	11	10	6	5	0	
SPECIAL	rs		rt	rd		0 0 0 0 0	0	1	ADD 0 0 0 0 0	
6	5		5	5		5	0		6	

Format:	ADD rd, rs, rt	MIPS
Purpose:	To add 32-bit integers. If overflow occurs, then trap.	

Description: $rd \leftarrow rs + rt$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rd*.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif
temp ←GPR[rs] + GPR[rt]
if (32_bit_arithmetic_overflow) then
SignalException(IntegerOverflow)
else
```

```
GPR[rd] \leftarrow sign\_extend(temp_{31..0})
```

endif

Exceptions:

Integer Overflow

Programming Notes:

ADDU performs the same arithmetic operation but, does not trap on overflow.

Add Immediate Word	Add	Imme	diate	Word
--------------------	-----	------	-------	------

31 26	25 21	20 16	15 0
ADDI 0 0 1 0 0 0	rs	rt	immediate
6	5	5	16

Format:	ADDI	rt, rs, immediate	MIPS I
---------	------	-------------------	--------

Purpose: To add a constant to a 32-bit integer. If overflow occurs, then trap.

Description: $rt \leftarrow rs + immediate$

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rt*.

Restrictions:

On 64-bit processors, if GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
\label{eq:constraint} \begin{array}{l} \text{if (NotWordValue(GPR[rs])) then UndefinedResult() endif} \\ temp \leftarrow GPR[rs] + sign_extend(immediate) \\ \text{if (32_bit_arithmetic_overflow) then} \\ & \text{SignalException(IntegerOverflow)} \\ else \\ & GPR[rt] \leftarrow \text{sign_extend(temp_{31..0})} \\ endif \end{array}
```

Exceptions:

Integer Overflow

Programming Notes:

ADDIU performs the same arithmetic operation but, does not trap on overflow.

	DIU				Add Immediate Unsigned Word			
31	26	25	2	1 20		16	15	0
	DDIU 1 0 0 1		rs		rt			immediate
	6		5		5			16

Format:	ADDIU rt, rs, immediate	MIPS I
Purpose:	To add a constant to a 32-bit inte	eger.

Description: $rt \leftarrow rs + immediate$

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs])) then UndefinedResult() endif
temp \leftarrowGPR[rs] + sign_extend(immediate)
GPR[rt] \leftarrow sign_extend(temp<sub>31.0</sub>)
```

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

Add Unsigned Word

ADDU

31	26	25	21	20	16	15	11	10	6	5	0
SPEC 0 0 0 0		rs		rt		r	b	00000		ADDU 1 0 0 0 0 1	
6		5		5		5		5		6	

Format:	ADDU rd, rs, rt	MIPS I
Purpose:	To add 32-bit integers.	

Description: $rd \leftarrow rs + rt$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif
temp \leftarrowGPR[rs] + GPR[rt]
GPR[rd]\leftarrow sign_extend(temp<sub>31.0</sub>)
```

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

AN	D											And
31	26	25	21	20	16	15	11	10	6	5		0
	ECIAL 0 0 0 0	rs		rt			rd	00	0 0 0 0	1 (AND 0 0 1 0 0	
	6	5		5			5		5		6	

Format:	AND	rd, rs, rt	MIPS I
D	T 1	. 1.4 1 1	

Purpose: To do a bitwise logical AND.

$\textbf{Description:} \quad \mathsf{rd} \gets \mathsf{rs} \; \mathsf{AND} \; \mathsf{rt}$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical AND operation. The result is placed into GPR *rd*.

Restrictions:

None

Operation:

 $\mathsf{GPR}[\mathsf{rd}] \gets \mathsf{GPR}[\mathsf{rs}] \text{ and } \mathsf{GPR}[\mathsf{rt}]$

Exceptions:

None

And Immediate

AND

31	26	25 21	20 16	6 15 <u>0</u>
	NDI 1 1 0 0	rs	rt	immediate
	6	5	5	16

Format:	ANDI rt, rs, immediate	MIPS I
Purpose:	To do a bitwise logical AND w	ith a constant.

Description: $rt \leftarrow rs AND$ immediate

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical AND operation. The result is placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow zero_extend(immediate) and GPR[rs]$

Exceptions:

None

B	EQ					Branch on	Equal
31	26	25	21 20	16	15		0
0	BEQ 0 0 1 0 0	rs		rt		offset	
	6	5		5		16	

Format:	BEQ rs, rt, offset	MIPS I
Purpose:	To compare GPRs then d	o a PC-relative conditional branch.

Description: if (rs = rt) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

Exceptions:

None

Programming Notes:

Branch on Equal Likely

BEQL

31	26	25 2 ⁻	1 20 16	15 (0
BE 010	QL 100	rs	rt	offset	
	6	5	5	16	_

Format:	BEQL	rs, rt, offset	MIPS II

Purpose: To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if (rs = rt) then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

None

Operation:

I: tgt_offset \leftarrow sign_extend(offset || 0²) condition \leftarrow (GPR[rs] = GPR[rt]) I+1: if condition then

 $\mathsf{PC} \gets \mathsf{PC} + \mathsf{tgt_offset}$

else

NullifyCurrentInstruction()

endif

Exceptions:

Reserved Instruction

Programming Notes:

BGEZ

Branch on Greater Than or Equal to Zero

31	26	25 2	1 20 16	§ 15 0
	GIMM 0 0 1	rs	BGEZ 0 0 0 0 1	offset
	6	5	5	16

Format:	BGEZ rs, offset	MIPS I
Purpose:	To test a GPR then do a D	PC-relative conditional branch.

Description: if $(rs \ge 0)$ then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

Exceptions:

None

Programming Notes:

Branch on Greater Than or Equal to Zero and Link

 31
 26
 25
 21
 20
 16
 15
 0

 REGIMM 0 0 0 0 0 1
 rs
 BGEZAL 1 0 0 0 1
 offset
 0

 6
 5
 5
 16

BGEZAL

Format:	BGEZAL rs, offset	MIPS I
D		

Purpose: To test a GPR then do a PC-relative conditional procedure call.

Description: if $(rs \ge 0)$ then procedure_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

Operation:

```
I: tgt_offset \leftarrow sign_extend(offset || 0<sup>2</sup>)
condition \leftarrow GPR[rs] \ge 0^{GPRLEN}
GPR[31] \leftarrow PC + 8
I+1: if condition then
PC \leftarrow PC + tgt_offset
endif
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	BGEZALL 1 0 0 1 1	offset
6	5	5	16

BGEZALL Branch on Greater Than or Equal to Zero and Link Likely

Format:	BGEZALL rs, offset	MIPS II	
Purpose:	To test a GPR then do a PC-	relative conditional proced	dure call; execute the

delay slot only if the branch is taken.

Description: if $(rs \ge 0)$ then procedure_call_likely

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

Operation:

Exceptions:

Reserved Instruction

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

Branch on Greater Than or Equal to	o Zero Likely
------------------------------------	---------------

BGEZL

31	26	25 21	20 16	i 15 0
REGI 0 0 0 0		rs	BGEZL 0 0 0 1 1	offset
6	6	5	5	16

Format: BGEZL rs	, offset	MIPS II
------------------	----------	---------

Purpose:

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if $(rs \ge 0)$ then branch likely

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

None

Operation:

```
I: tgt_offset \leftarrow sign_extend(offset || 0<sup>2</sup>)
     condition \leftarrow GPR[rs] \ge 0^{GPRLEN}
I+1: if condition then
           PC \leftarrow PC + tgt_offset
     else
```

NullifyCurrentInstruction()

endif

Exceptions:

Reserved Instruction

Programming Notes:

BGTZ

Branch on Greater Than Zero

31	26	25 2	21 20 16	<u> </u>
B 0 0 0	GTZ 0 1 1 1	rs	00000	offset
	6	5	5	16

Format:	BGTZ rs, offset	MIPS I
Purpose:	To test a GPR then do a P	C-relative conditional branch.

Description: if (rs > 0) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

- I: tgt_offset \leftarrow sign_extend(offset || 0²) condition \leftarrow GPR[rs] > 0^{GPRLEN}
- I+1: if condition then

 $\mathsf{PC} \gets \mathsf{PC} + \mathsf{tgt_offset}$

endif

Exceptions:

None

Programming Notes:

Branch c	on Greater	Than Zer	o Likely
----------	------------	----------	----------

BGTZL

31	26	25 27	1 20 16	6 15 O
	GTZL) 1 1 1	rs	0 0 0 0 0 0	offset
	6	5	5	16

Format:	BGTZL	rs, offset	MIPS II	
D	-	~~~ · ·		

Purpose:

To test a GPR then do a PC-relative conditional branch; execute the delay

slot only if the branch is taken.

Description: if (rs > 0) then branch likely

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

None

Operation:

```
I: tgt_offset \leftarrow sign_extend(offset || 0<sup>2</sup>)
     condition \leftarrow \text{GPR}[rs] > 0^{\hat{\text{GPRLEN}}}
I+1: if condition then
           PC \leftarrow PC + tgt_offset
     else
           NullifyCurrentInstruction()
     endif
```

Exceptions:

Reserved Instruction

Programming Notes:

BLEZ

Branch on Less Than or Equal to Zero

31	26	25 2	1 20 16	i 15 0
	BLEZ 0 1 1 0	rs	00000	offset
-	6	5	5	16

Format:	BLEZ rs, offset	MIPS I
Purpose:	To test a GPR then do a	PC-relative conditional branch.

Description: if $(rs \le 0)$ then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

 $\begin{array}{ll} I: & tgt_offset \leftarrow sign_extend(offset \mid\mid 0^2) \\ & condition \leftarrow GPR[rs] \leq 0^{GPRLEN} \\ I+1: \mbox{ if condition then} \\ & PC \leftarrow PC + tgt_offset \end{array}$

endif

Exceptions:

None

Programming Notes:

BLEZL

31 26	25 21	20 16	15 0
BLEZL 0 1 0 1 1 0	rs	0 0 0 0 0 0	offset
6	5	5	16

Format: BLEZL	rs, offset	MIPS II
---------------	------------	---------

Purpose: To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if $(rs \le 0)$ then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

None

Operation:

```
 \begin{array}{ll} I: & tgt\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ & condition \leftarrow GPR[rs] \leq 0^{GPRLEN} \end{array} \\ I+1: \mbox{ if condition then} \\ & PC \leftarrow PC + tgt\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{array}
```

Exceptions:

Reserved Instruction

Programming Notes:

BLTZ

31	26	25 21	20 16	15 0
	EGIMM 0 0 0 0 1	rs	BLTZ 0 0 0 0 0	offset
	6	5	5	16

Format:	BLTZ rs, offset	MIPS I
Purpose:	To test a GPR then do a	PC-relative conditional branch.

Description: if (rs < 0) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

I: tgt_offset \leftarrow sign_extend(offset || 0²) condition \leftarrow GPR[rs] < 0^{GPRLEN} I+1: if condition then PC \leftarrow PC + tgt_offset endif

Exceptions:

None

Programming Notes:

BLTZAL

Branch on Less Than Zero And Link

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	BLTZAL 1 0 0 0 0	offset
6	5	5	16

Format:	BLTZAL	rs, offset	MIPS I

Purpose: To test a GPR then do a PC-relative conditional procedure call.

Description: if (rs < 0) then procedure_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch (**not** the branch itself), where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch, in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

Operation:

```
I: tgt_offset \leftarrow sign_extend(offset || 0<sup>2</sup>)
condition \leftarrow GPR[rs] < 0<sup>GPRLEN</sup>
GPR[31] \leftarrow PC + 8
I+1: if condition then
PC \leftarrow PC + tgt_offset
endif
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

BLTZALL				Branch on Less Than Zero And Link Likely				
31	26	25	21	20	16	15		0
REGII 0 0 0 0		rs			ZALL 0 1 0		offset	
6	5	5		:	5		16	

Format:	BLTZALL rs, offset	MIPS II
Purpose:	To test a GPR then do a P delay slot only if the bra	C-relative conditional procedure call; execute the nch is taken.

Description: if (rs < 0) then procedure_call_likely

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch (**not** the branch itself), where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch, in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

Operation:

Exceptions:

Reserved Instruction

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

BLTZL

Branch on Less Than Zero Likely

31	26	25 21	20 16	15 0
	REGIMM 0 0 0 0 0 1	rs	BLTZL 0 0 0 1 0	offset
•	6	5	5	16

Format:	BLTZ rs, offset	MIPS II
Purpose:	To test a GPR then do a slot only if the branch is	PC-relative conditional branch; execute the delay taken.

Description: if (rs < 0) then branch likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

None

Operation:

```
I: tgt_offset \leftarrow sign_extend(offset || 0<sup>2</sup>)
condition \leftarrow GPR[rs] < 0<sup>GPRLEN</sup>
I+1: if condition then
PC \leftarrow PC + tgt_offset
else
NullifyCurrentInstruction()
endif
```

Exceptions:

Reserved Instruction

Programming Notes:

E	BNE		Branch o	on Not Equal		
31	26	25 21	20 16	6 15		0
	BNE 0 0 0 1 0 1	rs	rt		offset	
	6	5	5		16	

Format:	BNE rs, rt, offset	MIPS I
Purpose:	To compare GPRs then do	a PC-relative conditional branch.

Description: if $(rs \neq rt)$ then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

Exceptions:

None

Programming Notes:

BNEL

31	26	25 2	1 20 16	5 15 (0
	NEL 101	rs	rt	offset	
	6	5	5	16	_

Format:	BNEL rs, rt, offset	MIPS II
Durnoso	To compare CDPs then de	o PC relative conditie

Purpose: To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if $(rs \neq rt)$ then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

None

Operation:

I: tgt_offset \leftarrow sign_extend(offset || 0²) condition \leftarrow (GPR[rs] \neq GPR[rt]) I+1: if condition then

 $PC \leftarrow PC + tgt_offset$

else

NullifyCurrentInstruction()

endif

Exceptions:

Reserved Instruction

Programming Notes:

BREAK

31	26	25	6 5	0
0	SPECIAL 0 0 0 0 0	code		BREAK 0 0 1 1 0 1
	6	20		6

Format:	BREAK	MIPS I
---------	-------	--------

Purpose: To cause a Breakpoint exception.

Description:

A breakpoint exception occurs, immediately and unconditionally transferring control to the exception handler.

The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Restrictions:

None

Operation:

SignalException(Breakpoint)

Exceptions:

Breakpoint CACHE op, offset(base)

31 26	25 21	20 16	15 0
CACHE 1 0 1 1 1 1	base	ор	offset
6	5	5	16

Format: CACHE op, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The virtual address is translated to a physical address, and the 5-bit sub-opcode specifies a cache operation for that address.

If CP0 is not usable (User or Supervisor mode) the CP0 enable bit in the *Status* register is clear, and a coprocessor unusable exception is taken. The operation of this instruction on any operation/cache combination not listed below is undefined. The operation of this instruction on uncached addresses is also undefined.

The ORION family uses only the tag comparisons, not the valid bits, to choose which data it supplies to the instruction unit. This makes it important that the tags of the A and B sets are never the same.

The Index operation uses part of the virtual address to specify a cache block and set access as shown in Table 1.1

ORION-Family Processor	Set Selection	Block Selection		
R4640/R4650	VAddr ₁₂	115		
R4700	VAddr ₁₃	125		
R5000	VAddr ₁₄	135		
Note: TagLo[12] is the valid bit and TagLo[31:15] is the tag for all second- ary cache operations.				

Table 1.1 ORION Family Primary Cache Indexing

Index Load Tag also uses $vAddr_{4..3}$ to select the doubleword for reading parity. When the CE bit of the Status register is set, Hit WriteBack, Hit WriteBack Invalidate, Index WriteBack Invalidate, and Fill also use $vAddr_{4..3}$ to select the doubleword that has its parity modified. This operation is performed unconditionally.

The Hit operation accesses the specified cache as normal data references, and performs the specified operation if the cache block contains valid data with the specified physical address (a hit). If both sets are invalid or contain different addresses (a miss), no operation is performed.

CACHE

Write back from a primary cache goes to memory. The address to be written is specified by the cache tag and not the translated physical address.

For Index operations (where the physical address is used to index the cache but need not match the cache tag), unmapped addresses may be used to avoid exceptions.

This operation will never cause Virtual Coherency exceptions.

Bits 17..16 of the instruction specify the cache as follows:

Code	Name	Cache
0	Ι	primary instruction
1	D	primary data
2	NA	Undefined
3	SC	Secondary Cache (RV5000)

Bits 20..18 (this value is listed under the **Code** column) of the instruction specify the operation as follows:

Code	Caches	Name	Operation
0	Ι	Index Invalidate	Set the cache state of the cache block to Invalid. Index_Invalidate_I writes the physical address of the cache op into the tag when it clears the valid bit, which is different from the R4000.
0	D	Index WriteBack Invalidate	Examine the cache state and W bit of the primary data cache block at the index specified by the virtual address. If the state is not Invalid and the W bit is set, then write back the block to memory. The address to write is taken from the primary cache tag. Set cache state of primary cache block to Invalid.
0	SC	Cache Clear	Generate a valid clear sequence to flush the entire cache in one operation.
1	I, D	Index Load Tag	Read the tag for the cache block at the specified index and place it into the TagLo CP0 registers, ignoring parity errors. Also load the data parity bits into the ECC register.
1	SC	Index Load Tag	Read the secondary cache for the specified index and places it into the TagLo CPO register.
2	I, D	Index Store Tag	Write the tag for the cache block at the specified index from the TagLo and TagHi CP0 registers.
2	SC	Index Store Tag	Write the secondary cache for the specified index from the physical address generated by the CACHE instruction.
3	D	Create Dirty Exclusive	This operation is used to avoid loading data needlessly from memory when writing new contents into an entirecache block. If the cache block does not contain the specified address, and the block is dirty, write it back to the memory. In all cases, set the cache block tag to the specified physical address, set the cache state to Dirty Exclusive.
4	I, D	Hit Invalidate	If the cache block contains the specified address, mark the cache block invalid.
5	D	<i>Hit WriteBack</i> Invalidate	If the cache block contains the specified address, write back the data if it is dirty, and mark the cache block invalid.
5	I	Fill	Fill the primary instruction cache block from memory. If the CE bit of the Status register is set, the contents of the ECC register is used instead of the computed parity bits for addressed doubleword when written to the instruction cache.
5	SC	Cache Page Invalidate	Flush 128 lines of the cache in one operation with the tag value from the TagLo CPO register. The index for the cache page invalidate must be page aligned. Interrupts are deferred until a cache page invalidate instruction completes (up to 512 processor clocks for a SysClock ratio of 4).
6	D	Hit WriteBack	If the cache block contains the specified address, and the W bit is set, write back the data to memory and clear the W bit.
6	I	Hit WriteBack	If the cache block contains the specified address, write back the data unconditionally.

CACHE

Operation:

T: vAddr ← ((offset₁₅)⁴⁸ || offset_{15.0}) + GPR[base]
 (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
 CacheOp (op, vAddr, pAddr)

Exceptions:

Coprocessor unusable exception

Move Control Word from Floating-Point CFC							⁻ C1		
31	26	25	21	20	16	15	11	10	0
	COP1 0 0 0 1	CF 0 0 0 1	0	rt		fs		0 000 0000 0000	
	6	5		5		5		11	

Format:	CFC1 rt, fs	MIPS I
Purpose:	To copy a word fro	m an FPU control register to a GPR.

Description:rt \leftarrow FP_Control[fs]

Copy the 32-bit word from FP (coprocessor 1) control register *fs* into GPR *rt*, sign-extending it if the GPR is 64 bits.

Restrictions:

There are only a couple control registers defined for the floating-point unit. The result is not defined if *fs* specifies a register that does not exist.

For MIPS I, MIPS II, and MIPS III, the contents of GPR *rt* are undefined for the instruction immediately following CFC1.

Operation: MIPS I - III

I: temp \leftarrow FCR[fs] I+1: GPR[rt] \leftarrow sign_extend(temp)

Operation: MIPS IV

temp \leftarrow FCR[fs] GPR[rt] \leftarrow sign_extend(temp)

Exceptions:

Coprocessor Unusable

Coprocessor Operation

COPz 31 26 25 0 cop_fun COPz 0100zz 6 26

Format:	COP0 cop_fun MI	IPS I
	COP1 cop_fun	
	COP2 cop_fun	
	COP3 cop_fun	
Purpose:	To execute a coprocessor inst	ruction.

Description:

The coprocessor operation specified by *cop_fun* is performed by coprocessor unit zz. Details of coprocessor operations must be found in the specification for each coprocessor.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3. The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

Restrictions:

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

See specification for the specific coprocessor being programmed.

Operation:

CoprocessorOperation (z, cop fun)

Exceptions:

Reserved Instruction Coprocessor Unusable Coprocessor interrupt or Floating-Point Exception (CP1 only for some processors)

Move C	Control Word t	o Floating-l	Point	

CTC1

3	1 26	25 21	20 16	15 11	10 0)
	COP1 0 1 0 0 0 1	CT 0 0 1 1 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
_	6	5	5	5	11	-

Format:	CTC1 rt, fs	MIPS I
Purpose:	To copy a word from a	GPR to an FPU control register.

$\textbf{Description:} \mathsf{FP}_\mathsf{Control[fs]} \gets \mathsf{rt}$

Copy the low word from GPR rt into FP (coprocessor 1) control register fs.

Writing to control register 31, the *Floating-Point Control and Status Register* or FCSR, causes the appropriate exception if any cause bit and its corresponding enable bit are both set. The register will be written before the exception occurs.

Restrictions:

There are only a couple control registers defined for the floating-point unit. The result is not defined if *fs* specifies a register that does not exist.

For MIPS I, MIPS II, and MIPS III, the contents of floating-point control register *fs* are undefined for the instruction immediately following CTC1.

Operation: MIPS I - III

I: temp \leftarrow GPR[rt]_{31.0} I+1: FCR[fs] \leftarrow temp COC[1] \leftarrow FCR[31]₂₃

Operation: MIPS IV

 $\begin{array}{ll} \mathsf{temp} & \leftarrow \ \mathsf{GPR[rt]}_{31..0} \\ \mathsf{FCR[fs]} \leftarrow \mathsf{temp} \\ \mathsf{COC[1]} \leftarrow \mathsf{FCR[31]}_{23} \end{array}$

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation Invalid Operation Division-by-zero Inexact Overflow Underflow

Doubleword Add

	DADD						Do	ubleword Ad
	31 26	25 2	1 20 1	6 15	11	10 6	5	0
	SPECIAL	rs	rt	rd		0		DADD
	000000	5	5	5		00000 5		101100 6

Format:	DADD rd, rs, rt	MIPS III
Purpose:	To add 64-bit integers.	If overflow occurs, then trap.

Description: $\mathsf{rd} \gets \mathsf{rs} + \mathsf{rt}$

The 64-bit doubleword value in GPR rt is added to the 64-bit value in GPR rs to produce a 64-bit result. If the addition results in 64-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR rd.

Restrictions:

None

Operation: 64-bit processors

temp \leftarrow GPR[rs] + GPR[rt] if (64_bit_arithmetic_overflow) then SignalException(IntegerOverflow) else GPR[rd] ← temp

endif

Exceptions:

Integer Overflow **Reserved Instruction**

Programming Notes:

DADDU performs the same arithmetic operation but, does not trap on overflow.

Doubleword Add Immediate

DADD

31	26 25	21	20 16	5 15	0
DADDI 0 1 1 0 0 0		rs	rt	immediate	
6	·	5	5	16	_

Format:	DADDI rt, rs, immediate	MIPS III
Purpose:	To add a constant to a 64-bit integ	er. If overflow occurs, then trap.

Description: $rt \leftarrow rs + immediate$

The 16-bit signed *immediate* is added to the 64-bit value in GPR *rs* to produce a 64-bit result. If the addition results in 64-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR *rt*.

Restrictions:

None

Operation: 64-bit processors

temp ← GPR[rs] + sign_extend(immediate) if (64_bit_arithmetic_overflow) then SignalException(IntegerOverflow) else GPR[rt] ← temp

endif

Exceptions:

Integer Overflow Reserved Instruction

Programming Notes:

DADDIU performs the same arithmetic operation but, does not trap on overflow.

D	DADDIU						Doubleword Add Immediate Unsi	gned
31	26	25	2	1 20		16	15	0
	DADDIU 0 1 1 0 0 1		rs		rt		immediate	
	6		5		5		16	

Format:	DADDIU	rt, rs, immediate	MIPS III
Purpose:	To add a c	constant to a 64-bit intege	er.

Description: $rt \leftarrow rs + immediate$

The 16-bit signed *immediate* is added to the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation: 64-bit processors

 $GPR[rt] \leftarrow GPR[rs] + sign_extend(immediate)$

Exceptions:

Reserved Instruction

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

DADDU

3	1 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	DADDU 1 0 1 1 0 1
	6	5	5	5	5	6

Format:	DADDU rd, rs, rt	MIPS III
Purpose:	To add 64-bit integers.	

Description: $rd \leftarrow rs + rt$

The 64-bit doubleword value in GPR *rt* is added to the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation: 64-bit processors

 $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$

Exceptions:

Reserved Instruction

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

DDI	V							Do	oublev	word Div	vide
31	26	25	21	20	16	15		6	5	0	1
	CIAL 0 0 0	rs		rt		0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		_	DIV 1 1 1 0	
	6	5		5			10			6	

Format:	DDIV rs, rt	MIPS III			
Purpose:	To divide 64-bit signed integers.				

Description: $(LO, HI) \leftarrow rs / rt$

> The 64-bit doubleword in GPR rs is divided by the 64-bit doubleword in GPR rt, treating both operands as signed values. The 64-bit quotient is placed into special register LO and the 64-bit remainder is placed into special register HI.

No arithmetic exception occurs under any circumstances.

Restrictions:

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

If the divisor in GPR *rt* is zero, the arithmetic result value is undefined.

Operation: 64-bit processors

I-2:, I-1:	LO, HI	\leftarrow undefined
I:	LO	\leftarrow GPR[rs] div GPR[rt]
	HI	$\leftarrow GPR[rs] \ mod \ GPR[rt]$

Exceptions:

Reserved Instruction

Programming Notes:

See the Programming Notes for the DIV instruction.

DDIVU

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	$\begin{array}{c} 0\\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	DDIVU 0 1 1 1 1 1
6	5	5	10	6

Format:	DDIVU rs, rt	MIPS III
Purpose:	To divide 64-bit uns	igned integers.

Description: (LO, HI) \leftarrow rs / rt

The 64-bit doubleword in GPR *rs* is divided by the 64-bit doubleword in GPR *rt*, treating both operands as unsigned values. The 64-bit quotient is placed into special register *LO* and the 64-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

If the divisor in GPR *rt* is zero, the arithmetic result value is undefined.

Operation: 64-bit processors

I-2:, I-1:	LO, HI	\leftarrow undefined
I:	LO	\leftarrow (0 GPR[rs]) div (0 GPR[rt])
	HI	$\leftarrow (0 \parallel GPR[rs]) \mod (0 \parallel GPR[rt])$

Exceptions:

Reserved instruction

Programming Notes:

See the Programming Notes for the DIV instruction.

Divide Word

								Divide w	UIC
31 26	25	21	20	16	15	6	5	0	
SPECIAL 0 0 0 0 0 0 0	r	S	rt		0 0	0 0000 0000	0	DIV 1 1 0 1 0	
6	į	5	5			10		6	

Format:	DIV rs, rt	MIPS I
Dumpaga	To divide 22 bit	igned integer

Purpose: To divide 32-bit signed integers.

Description: $(LO, HI) \leftarrow rs / rt$

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as signed values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

DIV

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

If the divisor in GPR *rt* is zero, the arithmetic result value is undefined.

Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif

I-2:, I-1:	LO, HI	\leftarrow undefined
I:	q	\leftarrow GPR[rs] ₃₁₀ div GPR[rt] ₃₁₀
	LO	\leftarrow sign_extend(q ₃₁₀)
	r	\leftarrow GPR[rs] _{31.0} mod GPR[rt] _{31.0}
	HI	\leftarrow sign_extend(r ₃₁₀)

Exceptions:

None

Programming Notes:

In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.

No arithmetic exception occurs under any circumstances. If divide-by-zero or overflow conditions should be detected and some action taken, then the divide instruction is typically followed by additional instructions to check for a zero divisor and/or for overflow. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overflow is either a convention within the program itself or more typically, the system software; one possibility is to take a BREAK exception with a code field value to signal the problem to the system software.

As an example, the C programming language in a UNIX environment expects division by zero to either terminate the program or execute a program-specified signal handler. C does not expect overflow to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if one is detected.

31 26	25 2	1 20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DIVU 0 1 1 0 1 1
6	5	5	10	6

Format:	DIVU rs, rt	MIPS I
Purpose:	To divide 32-bit unsi	igned integers.

Description: (LO, HI) \leftarrow rs / rt

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as unsigned values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them, like this one, by two or more other instructions.

If the divisor in GPR *rt* is zero, the arithmetic result is undefined.

Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif I-2:, I-1: LO, HI \leftarrow undefined

 $\begin{array}{rcl} \text{I:} & q & \leftarrow (0 \mid\mid \text{GPR}[\text{rs}]_{31..0}) \text{ div } (0 \mid\mid \text{GPR}[\text{rt}]_{31..0}) \\ & \text{LO} & \leftarrow \text{sign_extend}(q_{31..0}) \\ & \text{r} & \leftarrow (0 \mid\mid \text{GPR}[\text{rs}]_{31..0}) \text{ mod } (0 \mid\mid \text{GPR}[\text{rt}]_{31..0}) \\ & \text{HI} & \leftarrow \text{sign_extend}(r_{31..0}) \end{array}$

Exceptions:


None

Exceptions:

See the programming Notes for the DIV instruction.

Doubleword Move From System Control Coprocessor

DMFCO



Description:

The contents of coprocessor register *rd* of the CP0 are loaded into general register *rt*.

This operation is defined in kernel mode regardless of the setting of the Status.KX bit. Execution of this instruction with in supervisor mode with Status.SX = 0 or in user mode with UX = 0, causes a reserved instruction exception. All 64-bits of the general register destination are written from the coprocessor register source. The operation of DMFC0 on a 32-bit coprocessor 0 register is undefined.

Operation:

T: data \leftarrow CPR[0,rd] T+1: GPR[rt] \leftarrow data


Exceptions:

Coprocessor unusable exception

Reserved instruction exception for supervisor mode with Status.SX = 0 or user mode with Status.UX = 0.

DMTCO

Doubleword Move To System Control Coprocessor



Description:

The contents of general register *rt* are loaded into coprocessor register *rd* of the CP0.

This operation is defined in kernel mode regardless of the setting of the Status.KX bit. Execution of this instruction with in supervisor mode with SX = 0 or in user mode with UX = 0, causes a reserved instruction exception.

All 64-bits of the coprocessor 0 register are written from the general register source. The operation of DMTC0 on a 32-bit coprocessor 0 register is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions and store instructions immediately prior to and after this instruction are undefined.

Operation:

T: data
$$\leftarrow$$
 GPR[rt]
T+1: CPR[0,rd] \leftarrow data

Exceptions:

Reserved instruction exception for supervisor mode with Status.SX = 0 or user mode with Status.UX = 0.

Double	Doubleword Move From Floating-Point							DMF	-C1	
31	26	25	21	20	16	15	11 10			0
	OP1 001	DMF 0 0 0 0		rt		fs		000	0 0 0 0 0 0 0 00	
L	6	5		5		5			11	
Format	:	DMFC1	rt, f	S		MIPS 1	III			

Purpose: To copy a doubleword from an FPR to a GPR.

$\textbf{Description:} \mathsf{rt} \gets \mathsf{fs}$

The doubleword contents of FPR fs are placed into GPR rt.

If the coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *fs* is held in an even/odd register pair. The low word is taken from the even register *fs* and the high word is from *fs*+1.

Restrictions:

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

For MIPS III, the contents of GPR *rt* are undefined for the instruction immediately following DMFC1.

Operation: MIPS I - III

Operation: MIPS IV

```
      if SizeFGR() = 64 then /* 64-bit wide FGRs */ \\ data \leftarrow FGR[fs] \\ elseif fs_0 = 0 then /* valid specifier, 32-bit wide FGRs */ \\ data \leftarrow FGR[fs+1] \parallel FGR[fs] \\ else /* undefined for odd 32-bit FGRs */ \\ UndefinedResult() \\ endif \\ GPR[rt] \leftarrow data
```

Exceptions:

Reserved Instruction Coprocessor Unusable

DMTC1 **Doubleword Move To Floating-Point** 31 26 25 21 20 16 15 11 10 0 0 COP1 DMT rt fs 000 0000 0000 00101 010001 5 5 5 6 11

Format:	DMTC1 rt,	fs	MIPS III
Purpose:	To copy a de	oubleword fro	m a GPR to an FPR.

Description: $fs \leftarrow rt$

The doubleword contents of GPR *rt* are placed into FPR *fs*.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *fs* is held in an even/odd register pair. The low word is placed in the even register *fs* and the high word is placed in *fs*+1.

Restrictions:

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

For MIPS III, the contents of FPR *fs* are undefined for the instruction immediately following DMTC1.

Operation: MIPS I - III

/* 64-bit wide FGRs */
/* valid specifier, 32-bit wide FGRs */
/* undefined result for odd 32-bit FGRs */

Operation: MIPS IV

data \leftarrow GPR[rt]	
if SizeFGR() = 64 then	/* 64-bit wide FGRs */
FGR[fs] ← data	
elseif $fs_0 = 0$ then	/* valid specifier, 32-bit wide FGRs */
$FGR[fs+1] \leftarrow data_{6332}$	
$FGR[fs] \leftarrow data_{310}$	
else	/* undefined result for odd 32-bit FGRs */
UndefinedResult()	
endif	

Doubleword Move To Floating-Point

DMTC1

Exceptions:

Reserved Instruction Coprocessor Unusable **DMULT**

31	26	25 21	20 16	6 15 6	5 0
	SPECIAL 0 0 0 0 0	rs	rt	0 00 0000 0000	DMULT 0 1 1 1 0 0
	6	5	5	10	6

Format:	DMULT rs, rt	MIPS III
Purpose:	To multiply 64-bit si	gned integers.

Description: (LO, HI) \leftarrow rs \times rt

The 64-bit doubleword value in GPR *rt* is multiplied by the 64-bit value in GPR *rs*, treating both operands as signed values, to produce a 128-bit result. The low-order 64-bit doubleword of the result is placed into special register *LO*, and the high-order 64-bit doubleword is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

Operation: 64-bit processors

 $\begin{array}{rrrr} \text{I-2:, I-1: LO, HI} & \leftarrow \text{undefined} \\ \text{I:} & \text{prod} & \leftarrow \text{GPR[rs] * GPR[rt]} \\ & \text{LO} & \leftarrow \text{prod}_{63..0} \\ & \text{H I} & \leftarrow \text{prod}_{127..64} \end{array}$

Exceptions:

Reserved Instruction

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Doubleword	Multiply	Unsigned
Doubleword	manupry	onsigned

DMULTU

3′	1 26	25 21	20 16	15 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DMULTU 0 1 1 1 0 1
	6	5	5	10	6

Format:	DMULTU rs, rt	MIPS III
Purpose:	To multiply 64-bit u	nsigned integers.

Description: (LO, HI) \leftarrow rs \times rt

The 64-bit doubleword value in GPR *rt* is multiplied by the 64-bit value in GPR *rs*, treating both operands as unsigned values, to produce a 128-bit result. The low-order 64-bit doubleword of the result is placed into special register *LO*, and the high-order 64-bit doubleword is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

Operation: 64-bit processors

Exceptions:

21 20 26 25 6 5 31 16 15 11 10 0 SPECIAL 0 0 0 0 0 0 0 $\begin{smallmatrix}&&0\\0&0&0&0&0\end{smallmatrix}$ DSLL 1 1 1 0 0 0 rt rd sa 5 5 6 5 5 6

Format:	DSLL rd, rt, sa	MIPS III
Dumpaga	To left shift a daublarua	and have fired amount

Purpose: To left shift a doubleword by a fixed amount — 0 to 31 bits.

Description: $rd \leftarrow rt \ll sa$

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 31 is specified by *sa*.

Restrictions:

None

Operation: 64-bit processors

 $\begin{array}{ll} \mathsf{s} & \leftarrow \mathsf{0} \parallel \mathsf{sa} \\ \mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{GPR}[\mathsf{rt}]_{(63-\mathsf{s})..0} \parallel \mathsf{0}^\mathsf{s} \end{array}$

Exceptions:

Reserved Instruction

DSLL

Doubleword Shift Left Logical

Doub	leword S	Shift L	eft Log	gical	Plu	s 32	2							DSLL:	32
31	26	25	21	20		16	15		11	10		6	5	C)
	PECIAL 0 0 0 0	00	0 0 0 0		rt			rd			sa			DSLL32 1 1 1 1 0 0	
	6		5		5			5			5			6	_

Format:	DSLL32 rd, rt, sa	MIPS III
Duran	Τ. Ι.Α	

Purpose: To left shift a doubleword by a fixed amount — 32 to 63 bits.

Description: $rd \leftarrow rt \ll (sa+32)$

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 32 to 63 is specified by *sa*+32.

Restrictions:

None

Operation: 64-bit processors

s ← 1 || sa /* 32+sa */ GPR[rd]← GPR[rt]_{(63-s)..0} || 0^{s}

Exceptions:

DS						Do	uble	wo	rd S	hift Lef	t Lo	ogical Variable	
31	26	25	21	20		16	15		11	10	6	5	0
	PECIAL 0 0 0 0	rs			rt			rd		0 (0 0 0 0 0		DSLLV 0 1 0 1 0 0
	6	5			5			5			5		6

Format:	DSLLV rd, rt, rs	MIPS III
Purpose:	To left shift a doublewore	d by a variable number of bits.

Description: $rd \leftarrow rt \ll rs$

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 63 is specified by the low-order six bits in GPR *rs*.

Restrictions:

AIIX*I*

None

Operation: 64-bit processors

 $\begin{array}{ll} \mathsf{s} & \leftarrow \mathsf{0} \mid | \; \mathsf{GPR}[\mathsf{rs}]_{5..0} \\ \mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{GPR}[\mathsf{rt}]_{(63-s)..0} \mid \mid \mathsf{0}^{\mathsf{s}} \end{array}$

Exceptions:

Double	word S	Shift R	ight A	rithr	netic								DS	RA
31	26	25	21	20	1	16	15	11	10		6	5		0
SPE 0 0 0 0	CIAL 0 0 0	0 0	0 0 0 0		rt		rd			sa		1	DSRA 1 1 0 1 1	
6	6		5		5		5			5			6	
Format:		DSRA	rd rt	sa		N	AIPS I	П						

r of mat.	DONA TU, II, Sa	
Purpose:	To arithmetic right shift a	a doubleword by a fixed amount — 0 to 31 bits.

Description: $rd \leftarrow rt >> sa$ (arithmetic)

The 64-bit doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 31 is specified by *sa*.

Restrictions:

None

Operation: 64-bit processors

s $\leftarrow 0 \parallel$ sa GPR[rd] $\leftarrow (GPR[rt]_{63})^{s} \parallel GPR[rt]_{63..s}$

Exceptions:

DSR/	43	2		Do	Doubleword Shift Right Arithmetic Plus									
31	26	25	21	20	16	15		11	10		6	5		0
SPEC 0 0 0 0		0 0 0)) 0 0 0	rt			rd			sa			SRA32	
6			5	5			5			5		I	6	
Format:		DSRA	32 rd.	rt. sa		MI	PS I	Π						

Purpose:	To arithmetic right shift a	doubleword by a fixed amount — 32-63 bits.

Description: $rd \leftarrow rt >> (sa+32)$ (arithmetic)

The doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 32 to 63 is specified by *sa*+32.

Restrictions:

None

Operation: 64-bit processors

s \leftarrow 1 || sa /* 32+sa */ GPR[rd] \leftarrow (GPR[rt]₆₃)^s || GPR[rt]_{63..s}

Exceptions:

Doublev	Doubleword Shift Right Arithmetic Variable											
31	26	25	21	20	16	15	11	10	6	5	C)
SPE(0 0 0 0		rs		rt			rd	000)) 0 0		DSRAV 0111	
6	5	5		Ę	5		5	5			6	_

Format:	DSRAV	rd, rt, rs	MIPS III

Purpose: To arithmetic right shift a doubleword by a variable number of bits.

Description: $rd \leftarrow rt >> rs$ (arithmetic)

The doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 63 is specified by the low-order six bits in GPR *rs*.

Restrictions:

None

Operation: 64-bit processors

 $\begin{array}{lll} \mathsf{s} & \leftarrow \mathsf{GPR[rs]}_{5..0} \\ \mathsf{GPR[rd]} \leftarrow \left(\mathsf{GPR[rt]}_{63}\right)^{\mathsf{s}} \parallel \mathsf{GPR[rt]}_{63..\mathsf{s}} \end{array}$

Exceptions:

DS	RL								Ͻοι	uble	word	I S	hift F	Right Logic	cal
31	26	25	21	20		16	15		11	10		6	5	0	
	PECIAL 0 0 0 0	0 0	0 0 0 0		rt			rd			sa		1	DSRL 1 1 0 1 0	
L	6		5		5			5			5			6	

Format:	DSRL rd, rt, sa	MIPS III
Purpose:	To logical right shift a	doubleword by a fixed amount — 0 to 31 bits.

Description: $rd \leftarrow rt >> sa$ (logical)

The doubleword contents of GPR *rt* are shifted right, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 31 is specified by *sa*.

Restrictions:

None

Operation: 64-bit processors

s $\leftarrow 0 \parallel$ sa GPR[rd] $\leftarrow 0^{s} \parallel$ GPR[rt]_{63..s}

Exceptions:

Doublew	ord S	Shift Rigi	nt L	ogical I	Plus	32					DS	SRL	.32
31	26	25	21	20	16	15	11	10		6	5		0
SPEC 0 0 0 0		0000	0	rt		rd			sa			RL32 110	
6		5		5		5			5			6	
Format:		DSRL32	rd,	rt, sa		MIPS I	II						

Purpose: To logical right shift a doubleword by a fixed amount — 32 to 63 bits.

Description: $rd \leftarrow rt >> (sa+32)$ (logical)

The 64-bit doubleword contents of GPR *rt* are shifted right, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 32 to 63 is specified by *sa*+32.

Restrictions:

None

Operation: 64-bit processors

s \leftarrow 1 || sa /* 32+sa */ GPR[rd] \leftarrow 0^s || GPR[rt]_{63..s}

Exceptions:

31 26 25 21 20 16 15 11 10		
	6 5	0
SPECIAL rs rt rd 0 0 0 0 0 0 0 0		SRLV 110
6 5 5 5 5		6

Format:	DSRLV rd, rt, rs	MIPS III
Purpose:	To logical right shift a do	ubleword by a variable number of bits.

Description: $rd \leftarrow rt >> rs$ (logical)

The 64-bit doubleword contents of GPR *rt* are shifted right, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 63 is specified by the low-order six bits in GPR *rs*.

Restrictions:

None

Operation: 64-bit processors

 $\begin{array}{ll} \mathsf{s} & \leftarrow \mathsf{GPR[rs]}_{5..0} \\ \mathsf{GPR[rd]} \leftarrow \ \mathsf{0^s} \parallel \mathsf{GPR[rt]}_{63..s} \end{array}$

Exceptions:

DSUB

31	26	25	21	20 16	15	11	10 6	5	0	
SPE 0 0 0 0		rs		rt	rd		00000		DSUB 1 0 1 1 1 0	
6	6	5		5	5		5		6	

Format:	DSUB rd, rs, rt	MIPS III
Purpose:	To subtract 64-bit integ	gers; trap if overflow.

Description: $rd \leftarrow rs - rt$

The 64-bit doubleword value in GPR *rt* is subtracted from the 64-bit value in GPR *rs* to produce a 64-bit result. If the subtraction results in 64-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR *rd*.

Restrictions:

None

Operation: 64-bit processors

temp ← GPR[rs] – GPR[rt] if (64_bit_arithmetic_overflow) then SignalException(IntegerOverflow) else GPR[rd] ← temp

endif

Exceptions:

Integer Overflow Reserved Instruction

Programming Notes:

DSUBU performs the same arithmetic operation but, does not trap on overflow.

L	<u>120RO</u>							Do	uble	word S	ubt	ract Unsigr	ned
31	26	25	21	20	16	15		11	10	6	5	0	
	SPECIAL 0 0 0 0 0 0 0	rs			rt		rd		0 (0000		DSUBU 1 0 1 1 1 1	
	6	5			5		5			5		6	

Format:	DSUBU rd, rs, rt	MIPS III
Purpose:	To subtract 64-bit in	tegers.

Description: $rd \leftarrow rs - rt$

The 64-bit doubleword value in GPR *rt* is subtracted from the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation: 64-bit processors


 $\mathsf{GPR}[\mathsf{rd}] \gets \mathsf{GPR}[\mathsf{rs}] - \mathsf{GPR}[\mathsf{rt}]$

Exceptions:

Reserved Instruction

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.



Format: ERET

Description:

ERET is the R4650 instruction for returning from an interrupt, exception, or error trap. Unlike a branch or jump instruction, ERET does not execute the next instruction.

ERET must not itself be placed in a branch delay slot.

If the processor is servicing an error trap ($SR_2 = 1$), then load the PC from the *ErrorEPC* and clear the *ERL* bit of the *Status* register (SR_2). Otherwise ($SR_2 = 0$), load the PC from the *EPC*, and clear the *EXL* bit of the *Status* register (SR_1).

An ERET executed between a LL and SC also causes the SC to fail.

Operation:

Exceptions:

Coprocessor unusable exception

Jump

J			Jump
31	26	25	0
000	J 0 0 1 0	instr_index	
	6	26	

Format:	J	target	MIPS I
---------	---	--------	--------

Purpose: To branch within the current 256 MB aligned region.

Description:

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the instr index field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

None

Operation:

I:

I+1: PC \leftarrow PC_{GPRI EN 28} || instr_index || 0²

Exceptions:

None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.

Jump	And Lir	nk													J	4
31	26	25														0
000	JAL 0 0 1 1						ins	tr_ino	dex							
	6							26								
31	26	25		21	20		16	15		11	10	6	5			0
SP 0 0 0	ECIAL		rs		0 (0000)		rd		0 0	000		JA 0 0 1	LR 001	
	6		5			5			5		:	5		6		
31		26	25		21	20						6	5			0
	PECIAL		rs	6		000	0 0	000	0 0 0	0 0	0 0 0	0 0		JR) 0 1 (000	
	6		5	5					15					6		
31	26	25		21	20		16	15								0
10	LB 0 0 0 0		base			rt					0	ffset				
	6		5			5					1	6				
31	26	25		21	20		16	15								0
L 100	_BU) 1 0 0		base			rt					0	ffset				
	6		5			5					1	6				
31	26	25		21	20		16	15								0
11	LD 0 1 1 1		base			rt					0	ffset				
	6	1	5			5	[1	6				
31	26	25		21	20		16	15								0
L 1 1	.DCz 0 1 z z		base			rt					0	ffset				
	6	1	5			5					1	6				

Jump	And	Link	Register

31 20	6 25 2	21 20	16	15	11	10	6	5	0	
SPECIAL 0 0 0 0 0 0 0	rs	0 (0000	rd		0000	0		JALR 0 0 1 0 0 1	
6	5		5	5		5			6	
Format:	JALR rs JALR rd, i	rs	(rd =	31 impli	ed)	N	/11	PS	I	
D	T 1	11								

Purpose: To procedure call to an instruction address in a register.

Description: $rd \leftarrow return_addr, PC \leftarrow rs$

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

Jump to the effective target address in GPR *rs.* Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

Operation:

I: temp \leftarrow GPR[rs] GPR[rd] \leftarrow PC + 8 I+1: PC \leftarrow temp

Exceptions:

None

Programming Notes:

This is the only branch-and-link instruction that can select a register for the return link; all other link instructions use GPR 31 The default register for *GPR rd*, if omitted in the assembly language instruction, is GPR 31.

Jump Register

31	26	25	21 2	20 6	5 0
SPECIAL 0 0 0 0 0 0 0		rs		000 0000 0000 0000	JR 0 0 1 0 0 0
6		5		15	6

JR

Format:	JR rs	s MIPS I	
Purpose:	To bra	anch to an instruction address in a re	gister.

Description: $PC \leftarrow rs$

Jump to the effective target address in GPR *rs.* Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

Operation:

 $\begin{array}{ll} I: & temp \leftarrow GPR[rs] \\ I+1: PC \leftarrow temp \end{array}$

Exceptions:

None

L	B						Load Byte
31	26	25 2 ²	1 20 ·	16	15		0
	LB 1 0 0 0 0 0	base	rt			offset	
	6	5	5			16	

Format:	LB rt, offset(base)	MIPS I
P		

Purpose: To load a byte from memory as a signed value.

$\textbf{Description:} \quad \mathsf{rt} \gets \mathsf{memory}[\mathsf{base+offset}]$

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \parallel (\mathsf{pAddr}_{1..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^2) \\ \mathsf{memword} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{BYTE}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2 \\ \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{sign_extend} (\mathsf{memword}_{7+8*byte..8*byte}) \end{array}$

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \ \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{memdouble} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{BYTE}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^3 \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \ \mathsf{sign_extend} (\mathsf{memdouble}_{7+8"\mathsf{byte}..8"\mathsf{byte}}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid Address Error

Load Byte Unsigned

31	26	25 21	20 16	15	0
LE 100	BU 1 0 0	base	rt	offset	
	6	5	5	16	

LBU

Format:	LBU	rt, offset(base)	MIPS I

Purpose: To load a byte from memory as an unsigned value.

Description: rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE}\ -1\ ..\ 2} \mid (\mathsf{pAddr}_{1..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^2) \\ \mathsf{memword} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{BYTE}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2 \\ \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{zero_extend} (\mathsf{memword}_{7+8^*\ \mathsf{byte}..8^*\ \mathsf{byte}}) \end{array}$

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \mid (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{memdouble} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{BYTE}, \mathsf{pAddr}, \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^3 \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{zero_extend}(\mathsf{memdouble}_{7+8^*} \ \mathsf{byte..8^*} \ \mathsf{byte}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid Address Error

LD						Loa	d Doubleword
31	26	25 2	21 20	16	15		0
	.D 111	base	rt			offset	
	6	5	5			16	

Format:	LD rt, offset(base)	MIPS III
Purpose:	To load a doubleword from	memory.

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If any of the three least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_{2..0}) \neq 0^3 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{memdouble} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{DOUBLEWORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{memdouble} \end{array}$

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Reserved Instruction

31 26 25 21 20 16 15 0 offset LDCz base rt 1101zz 5 6 5 16 **MIPS II** Format: LDC1 rt, offset(base) LDC2 rt, offset(base)

LDCz

Purpose: To load a doubleword from memory to a coprocessor general register.

Description: rt ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and made available to coprocessor unit *zz*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications. The usual operation would place the data into coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3. The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

Restrictions:

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not available for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If any of the three least-significant bits of the effective address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

 $\label{eq:vAddr} \begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_{2..0}) \neq 0^3 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{memdouble} \leftarrow \ \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{DOUBLEWORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{COP_LD} \ (\mathsf{z}, \ \mathsf{rt}, \ \mathsf{memdouble}) \end{array}$

LDCz

Operation: 64-bit processors

 $\label{eq:vAddr} \begin{array}{l} \mathsf{vAddr} \leftarrow sign_extend(offset) + \mathsf{GPR}[base] \\ \mathsf{if} \ (\mathsf{vAddr}_{2..0}) \neq 0^3 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{memdouble} \leftarrow \ \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{DOUBLEWORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{COP_LD} \ (\mathsf{z}, \ \mathsf{rt}, \ \mathsf{memdouble}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Reserved Instruction Coprocessor Unusable

Load Doubleword Left	
----------------------	--

31 26	25 21	20 16	15	0
LDL 0 1 1 0 1 0	base	rt	offset	
6	5	5	16	

LDL

Format:	LDL rt, offset(base)	MIPS III
Purpose:	8	nt part of a doubleword from an unaligned
	memory address.	

Description: rt

– rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address *(EffAddr)*. *EffAddr* is the address of the most-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the most-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. This part of *DW* is loaded appropriately into the most-significant (left) part of GPR *rt* leaving the remainder of GPR *rt* unchanged.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of *DW*, six bytes, is contained in the aligned doubleword containing the most-significant byte at 2. First, LDL loads these six bytes into the left part of the destination register and leaves the remainder of the destination unchanged. Next, the complementary LDR loads the remainder of the unaligned doubleword.




Figure A-2 Unaligned Doubleword Load using LDL and LDR.

LDL

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr_{2..0}), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.

Table A-28	Bytes Loaded by LDL Instruction
------------	---------------------------------

Memory contents and byte offsets (vAddr _{2.0})											Initial contents of						
I	mos	st		signifi	cance)—	l	east	t Destination Register								
	0	1	2	3	4	5	6	7	← big-	mo	st		signifi	cance)—	ŀ	east
	I	J	Κ	L	М	Ν	0	Ρ		а	b	с	d	е	f	g	h
	7	6	5	4	3	2	1	0	\leftarrow little-en	dian	offs	set					
	C	Desti	inati	on r	egis	ter o	conte	ents	after instru	uctio	n (s	hade	ed is	unc	char	ged)
	E	Big-e	endi	an b	oyte	orde	ering)	vAddr ₂₀	L	ittle	-enc	lian	byte	ord	erin	g
	I	J	κ	L	М	Ν	0	Ρ	0	Р	b	с	d	е	f	g	h
	J	κ	L	М	Ν	0	Ρ	h	1	0	Ρ	с	d	е	f	g	h
	Κ	L	М	Ν	0	Ρ	g	h	2	Ν	0	Р	d	е	f	g	h
	L	М	Ν	0	Ρ	f	g	h	3	м	Ν	0	Ρ	е	f	g	h
	М	Ν	0	Ρ	е	f	g	h	4	L	М	Ν	0	Ρ	f	g	h
	NOP defgh		5	κ	L	М	Ν	0	Ρ	g	h						
	0	Ρ	с	d	е	f	g	h	6	J	κ	L	М	Ν	0	Р	h
	Ρ	b	с	d	е	f	g	h	7	I	J	κ	L	М	Ν	0	Ρ

Restrictions:

None

Operation: 64-bit processors

```
\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign\_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{if} \ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ \qquad \mathsf{pAddr} \leftarrow \ \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel \mathsf{0}^3 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \ \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^3 \\ \mathsf{memdouble} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{byte}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{memdouble}_{7+8^*\mathsf{byte}..0} \parallel \mathsf{GPR}[\mathsf{rt}]_{55-8^*\mathsf{byte}..0} \\ \end{array}
```

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Reserved Instruction

Load Doubleword Right

31	26	25 21	20 16	15	0
0 1	LDR 1 0 1 1	base	rt	offset	
	6	5	5	16	

LDR

Format:	LDR rt, offset(base)	MIPS III
Purpose:	To load the least-significant J	part of a doubleword from an unaligned

memory address.

Description: rt

rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address *(EffAddr)*. *EffAddr* is the address of the least-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the least-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. This part of *DW* is loaded appropriately into the least-significant (right) part of GPR *rt* leaving the remainder of GPR *rt* unchanged.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of *DW*, two bytes, is contained in the aligned doubleword containing the least-significant byte at 9. First, LDR loads these two bytes into the right part of the destination register and leaves the remainder of the destination unchanged. Next, the complementary LDL loads the remainder of the unaligned doubleword.




Figure A-3 Unaligned Doubleword Load using LDR and LDL.

LDR

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr_{2..0}), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.

Table A-29	Bytes Loaded by LDR Instruction	
Memory con	tents and byte offsets (vAddr ₂₀)	I

er	nor	у со	nten	its a	nd b	oyte	offse	ets ((vAddr ₂₀)		I	nitia	al co	nter	nts o	f	
most — significance — least										Destination Register							
	0	1	2	3	4	5	6	7	$\leftarrow big-$	mo	st		signifi	cance	<u> </u>	ŀ	east
	I	J	κ	L	м	Ν	0	Ρ		а	b	с	d	е	f	g	h
	7	6	5	4	3	2	1	0	\leftarrow little-en	dian	offs	set					
	٢	Dest	inati	on r	egis	ter o	conte	ents	after instru	ictio	n (s	hade	ed is	s uno	char	nged)
	I	Big-	endi	an t	oyte	orde	ering	J	vAddr ₂₀	L	ittle	-enc	lian	byte	orc	lerin	g
	а	b	с	d	е	f	g	Т	0	I	J	κ	L	М	Ν	0	Ρ
	а	b	с	d	е	f	I	J	1	а	I	J	κ	L	М	Ν	0
	а	b	с	d	е	I	J	Κ	2	а	b	I	J	κ	L	М	Ν
	а	b	с	d	I	J	κ	L	3	а	b	с	I	J	κ	L	М
	а	b	с	I	J	κ	L	М	4	а	b	с	d	I	J	κ	L
	а	b	I	J	κ	L	М	Ν	5	а	b	С	d	е	I	J	κ
	а	I	J	Κ	L	М	Ν	0	6	а	b	С	d	е	f	I	J
ľ	Т	J	Κ	T	М	Ν	0	Р	7	а	b	с	d	е	f	g	

Restrictions:

None

Operation: 64-bit processors

```
\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign\_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{if} \ \mathsf{BigEndianMem} = 1 \ \mathsf{then} \\ \qquad \mathsf{pAddr} \leftarrow \ \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel \mathsf{0}^3 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^3 \\ \mathsf{memdouble} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \mathsf{byte}, \mathsf{pAddr}, \mathsf{vAddr}, \mathsf{DATA}) \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \ \mathsf{GPR}[\mathsf{rt}]_{63..64-8^*\mathsf{byte}} \parallel \mathsf{memdouble}_{63..8^*\mathsf{byte}} \\ \end{array}
```

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Reserved Instruction

L	H								Load H	Halfword
31	26	25	2	1	20		16	15		0
	LH 1 0 0 0 0 1		base			rt			offset	
	6		5			5			16	

Format:	LH rt, offset(base)	MIPS I
Purpose:	To load a halfword from memory as a signed value.	

Description: $rt \leftarrow memory[base+offset]$

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr₀) ≠ 0 then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) pAddr ← pAddr_{PSIZE - 1..2} || (pAddr_{1..0} xor (ReverseEndian || 0)) memword ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA) byte ← vAddr_{1..0} xor (BigEndianCPU || 0) GPR[rt] ← sign_extend(memword_{15+8*byte..8* byte})

Operation: 64-bit processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr₀) ≠ 0 then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) pAddr ← pAddr_{PSIZE - 1..3} || (pAddr_{2..0} xor (ReverseEndian || 0)) memdouble ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA) byte ← vAddr_{2..0} xor (BigEndianCPU² || 0) GPR[rt] ← sign_extend(memdouble_{15+8*byte..8* byte})

Exceptions:

TLB Refill , TLB Invalid Bus Error Address Error

LHU

Format:	LHU rt, offset(base)	MIPS I
Purpose:	To load a halfword from memory as an unsigned value.	

Description: rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

31

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_0) \neq \mathsf{0} \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \ \mathsf{pAddr}_{\mathsf{PSIZE} - 1..2} \ || \ (\mathsf{pAddr}_{1..0} \ \mathsf{xor} \ (\mathsf{ReverseEndian} \mid| \ \mathsf{0})) \\ \mathsf{memword} \leftarrow \ \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{HALFWORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{byte} \leftarrow \ \mathsf{vAddr}_{1..0} \ \mathsf{xor} \ (\mathsf{BigEndianCPU} \mid| \ \mathsf{0}) \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \ \mathsf{zero_extend}(\mathsf{memword}_{15+8^* \mathsf{byte}.8^* \mathsf{byte}}) \end{array}$

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_0) \neq 0 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \ \mathsf{pAddr}_{\mathsf{PSIZE}\ -\ 1..3} \ || \ (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{ReverseEndian}^2 \ || \ 0)) \\ \mathsf{memdouble} \leftarrow \ \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{HALFWORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{byte} \leftarrow \ \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{BigEndianCPU}^2 \ || \ 0) \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{zero_extend}(\mathsf{memdouble}_{15+8^*\mathsf{byte}..8^*\mathsf{byte}}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid Address Error

	L						Load Linked W	Vord
31	26	25	21	20	16	15	(2
	LL 1 1 0 0 0 0	base		rt			offset	
	6	5		5			16	_

Format:	LL rt, offset(base)	MIPS II
Purpose:	To load a word from memory for an atomic read-m	odify-write.

Description: rt ← memory[base+offset]

The LL and SC instructions provide primitives to implement atomic Read-Modify-Write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and written into GPR *rt*. This begins a RMW sequence on the current processor.

There is one active RMW sequence per processor. When an LL is executed it starts the active RMW sequence replacing any other sequence that was active.

The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails. See the description of SC for a list of events and conditions that cause the SC to fail and an example instruction sequence using LL and SC.

Executing LL on one processor does not cause an action that, by itself, would cause an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

Restrictions:

The addressed location must be cached; if it is not, the result is undefined.

The effective address must be naturally aligned. If either of the two least-significant bits of the effective address are non-zero an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Load Linked Word

Operation: 32-bit processors

 $\begin{array}{l} v \text{Addr} \leftarrow \text{sign}_\text{extend}(\text{offset}) + \text{GPR}[\text{base}] \\ \text{if } (v \text{Addr}_{1..0}) \neq 0^2 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation} (v \text{Addr, DATA, LOAD}) \\ \text{memword} \leftarrow \text{LoadMemory} (\text{uncached, WORD, pAddr, vAddr, DATA}) \\ \text{GPR}[\text{rt}] \leftarrow \text{memword} \\ \text{LLbit} \leftarrow 1 \end{array}$

Operation: 64-bit processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr_{1..0}) ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) pAddr ← pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0²)) memdouble ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte ← vAddr_{2..0} xor (BigEndianCPU || 0²) GPR[rt] ← sign_extend(memdouble_{31+8*byte..8*byte}) LLbit ← 1

Exceptions:

TLB Refill, TLB Invalid Address Error Reserved Instruction

Programming Notes:

There is no Load Linked Word Unsigned operation corresponding to Load Word Unsigned.

Implementation Notes:

An LL on one processor must not take action that, by itself, would cause an SC for the same block on another processor to fail. If an implementation depends on retaining the data in cache during the RMW sequence, cache misses caused by LL must not fetch data in the exclusive state, thus removing it from the cache, if it is present in another cache.

L	LD					Load Linked Doubleword
31	26	25 2	1 20	16	15	0
	LLD 1 1 0 1 0 0	base	rt			offset
	6	5	5			16

Format:	LLD rt, offset(base)	MIPS III
Purpose:	To load a doubleword from memory for an atomic read-	-modify-write.

Description: rt ← memory[base+offset]

The LLD and SCD instructions provide primitives to implement atomic Read-Modify-Write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. This begins a RMW sequence on the current processor.

There is one active RMW sequence per processor. When an LLD is executed it starts the active RMW sequence replacing any other sequence that was active.

The RMW sequence is completed by a subsequent SCD instruction that either completes the RMW sequence atomically and succeeds, or does not and fails. See the description of SCD for a list of events and conditions that cause the SCD to fail and an example instruction sequence using LLD and SCD.

Executing LLD on one processor does not cause an action that, by itself, would cause an SCD for the same block to fail on another processor.

An execution of LLD does not have to be followed by execution of SCD; a program is free to abandon the RMW sequence without attempting a write.

Restrictions:

The addressed location must be cached; if it is not, the result is undefined.

The effective address must be naturally aligned. If either of the three least-significant bits of the effective address are non-zero an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Load Linked Doubleword

Operation: 64-bit processors

 $\begin{array}{l} v \text{Addr} \leftarrow \text{sign}_\text{extend}(\text{offset}) + \text{GPR}[\text{base}] \\ \text{if } (v \text{Addr}_{2..0}) \neq 0^3 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation} (v \text{Addr, DATA, LOAD}) \\ \text{memdouble} \leftarrow \text{LoadMemory} (\text{uncached, DOUBLEWORD, pAddr, vAddr, DATA}) \\ \text{GPR}[\text{rt}] \leftarrow \text{memdouble} \\ \text{LLbit} \leftarrow 1 \end{array}$

Exceptions:

TLB Refill, TLB Invalid Address Error Reserved Instruction

Programming Notes:

Implementation Notes:

An LLD on one processor must not take action that, by itself, would cause an SCD for the same block on another processor to fail. If an implementation depends on retaining the data in cache during the RMW sequence, cache misses caused by LLD must not fetch data in the exclusive state, thus removing it from the cache, if it is present in another cache.

LUI						Load Upper Immediat
31	26	25	21	20	16	§ 15 0
LUI 0 0 1 1		000	-	r	rt	immediate
6			5		5	16
Format:		LUI rt			nto the	MIPS I
Purpose:		101080			into the	e upper half of a word.

Description: $rt \leftarrow immediate \parallel 0^{16}$

The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is sign-extended and placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow sign_extend(immediate || 0¹⁶)$

Exceptions:

31	26	25 21	20 16	15	0
1 0	LW 0 0 1 1	base	rt	offset	
	6	5	5	16	_

LW

Format:	LW rt, offset(base)	MIPS I
Purpose:	To load a word from memory as a signed value.	

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR[base]} \\ \mathsf{if} \ (\mathsf{vAddr}_{1..0}) \neq \mathsf{0}^2 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{memword} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{WORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{GPR[rt]} \leftarrow \mathsf{memword} \end{array}$

Operation: 64-bit processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr_{1..0}) ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) pAddr ← pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0²)) memdouble ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte ← vAddr_{2..0} xor (BigEndianCPU || 0²) GPR[rt] ← sign_extend(memdouble_{31+8*byte..8*byte})

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error LWCz

Load Word To Coprocessor

31	26 25 2	1 20 16	§ 15 0
LWCz 1 1 0 0 z	base z	rt	offset
6	5	5	16
Format:	LWC1 rt, o LWC2 rt, o LWC3 rt, o	ffset(base)	MIPS I

Purpose: To load a word from memory to a coprocessor general register.

Description: $rt \leftarrow memory[base+offset]$

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and made available to coprocessor unit *zz*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The manner in which each coprocessor uses the data is defined by the individual coprocessor specification. The usual operation would place the data into coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **Coprocessor Instructions** on page A-11). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

Restrictions:

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not available for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

- I: vAddr ← sign_extend(offset) + GPR[base] if (vAddr_{1..0}) ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) memword ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
- I+1: COP_LW (z, rt, memword)

Load Word To Coprocessor

Operation: 64-bit processors

 $\label{eq:sign_extend} \begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign}_\mathsf{extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}\} \\ \mathsf{if} \ (\mathsf{vAddr}_{1..0}) \neq 0^2 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \ \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \ || \ (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{ReverseEndian} \ || \ 0^2)) \\ \mathsf{memdouble} \leftarrow \ \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{DOUBLEWORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{byte} \leftarrow \ \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{BigEndianCPU} \ || \ 0^2) \\ \mathsf{memword} \leftarrow \ \mathsf{memdouble}_{31+8} \ \mathsf{*byte}.8 \ \mathsf{*byte} \\ \mathsf{COP}_\mathsf{LW} \ (\mathsf{z}, \ \mathsf{rt}, \ \mathsf{memdouble}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Coprocessor Unusable

LV	VL							Load Word Left
31	26	25	21	20	16	15		0
1	LWL 1 0 0 0 1 0	base		rt			offset	
	6	5		5			16	

Format:	LWL rt, offset(base)	MIPS I
Purpose:	To load the most-significant part of a word as a sign unaligned memory address.	ned value from an

Description: rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address *(EffAddr)*. *EffAddr* is the address of the most-significant of four consecutive bytes forming a word in memory (W) starting at an arbitrary byte boundary. A part of W, the most-significant one to four bytes, is in the aligned word containing *EffAddr*. This part of *W* is loaded into the most-significant (left) part of the word in GPR *rt*. The remaining least-significant part of the word in GPR *rt* is unchanged.

If GPR *rt* is a 64-bit register, the destination word is the low-order word of the register. The loaded value is treated as a signed value; the word sign bit (bit 31) is always loaded from memory and the new sign bit value is copied into bits 63..32.




Figure A-2 Unaligned Word Load using LWL and LWR.

Load Word Left

The figure above illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, two bytes, is in the aligned word containing the most-significant byte at 2. First, LWL loads these two bytes into the left part of the destination register word and leaves the right part of the destination word unchanged. Next, the complementary LWR loads the remainder of the unaligned word.

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address (vAddr_{1..0}), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.

Memory contents and byte offsets								Initial contents of Dest Register								
0	1	2	3	$\leftarrow b$	ig-er	ndiar	n		64-bit register							
I	J	Κ	L		offs	et (v	Addr	10)	а	b	с	d	е	f	g	h
3	2	1	0	, ← li	ttle-e	endia	ın		mos	t	_	-signif	icance			least
most			least						32	2-bit	regi	ster	е	f	g	h
	-signifi	cance														
ļ	Dest	inatio	on 64	4-bit	regis	ster c	conte	nts after in	struc	tion	(sha	ded	is un	char	nged)
	Big	-end	lian b	oyte o	ordei	ring		vAddr ₁₀		Littl	e-en	dian	byte	orde	ering	
signb	oit(31)extei	nded	I	J	Κ	L	0	signt	signbit(31)extended			L	f	g	h
signb	oit(31)extei	nded	J	Κ	L	h	1	signt	signbit(31)extended			κ	L	g	h
signb	oit(31)extei	nded	κ	L	g	h	2	signt	oit(31)exte	ended	J	Κ	L	h
signb	oit(31)extei	nded	L	f	g	h	3	signt	oit(31)exte	nded	I	J	Κ	L
The	wore	d sig	n (31	l) is a	alwa	ys lo	adec	and the v	alue	is co	piec	l into	bits	633	32.	
2-bit	regis	ster		E	Big-e	ndia	n	vAddr ₁₀					L	ittle-	endi	an
		Ι	J	Κ	L	0					L	f	g	h		
		J	Κ	L	h	1					К	L	g	h		
-			κ	L	g	h	2					J	κ	L	h	
	L	f	g	h	3					I	J	К	L			

Table A-28 Bytes Loaded by LWL Instruction

The unaligned loads, LWL and LWR, are exceptions to the load-delay scheduling restriction in the MIPS I architecture. An unaligned load instruction to GPR *rt* that immediately follows another load to GPR *rt* can "read" the loaded data. It will correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction.

LWL

Restrictions:

MIPS I scheduling restriction: The loaded data is not available for use by the following instruction. The instruction immediately following this one, unless it is an unaligned load (LWL, LWR), may not use GPR *rt* as a source register. If this restriction is violated, the result of the operation is undefined.

Operation: 32-bit processors

```
\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign\_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \mid\mid (\mathsf{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \mathsf{if} \; \mathsf{BigEndianMem} = 0 \; \mathsf{then} \\ \mathsf{pAddr} \leftarrow \; \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \mid\mid 0^2 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \; \mathsf{xor} \; \mathsf{BigEndianCPU}^2 \\ \mathsf{memword} \leftarrow \; \mathsf{LoadMemory} \; (\mathsf{uncached}, \; \mathsf{byte}, \; \mathsf{pAddr}, \; \mathsf{vAddr}, \; \mathsf{DATA}) \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \; \mathsf{memword}_{7+8^*\mathsf{byte}..0} \mid\mid \mathsf{GPR}[\mathsf{rt}]_{23-8^*\mathsf{byte}..0} \\ \end{array}
```

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{if} \ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ \mathsf{pAddr} \leftarrow \ \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel 0^3 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow 0 \parallel (\mathsf{vAddr}_{1..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2) \\ \mathsf{word} \leftarrow \mathsf{vAddr}_2 \ \mathsf{xor} \ \mathsf{BigEndianCPU} \\ \mathsf{memdouble} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{byte}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{temp} \leftarrow \ \mathsf{memdouble}_{31+32^*\mathsf{word}-8^*\mathsf{byte}..32^*\mathsf{word}} \parallel \mathsf{GPR}[\mathsf{rt}]_{23-8^*\mathsf{byte}..0} \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow (\mathsf{temp}_{31})^{32} \parallel \mathsf{temp} \end{array}$

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error

Programming Notes:

The architecture provides no direct support for treating unaligned words as unsigned values, i.e. zeroing bits 63..32 of the destination register when bit 31 is loaded. See SLL or SLLV for a single-instruction method of propagating the word sign bit in a register into the upper half of a 64-bit register.

Load Word Right

31	26	25 21	20 16	15 0
1	LWR 0 0 1 1 0	base	rt	offset
	6	5	5	16

LWR

Format:	LWR rt, offset(base)	MIPS I
Purpose:	To load the least-significant part of a word from an unal address as a signed value.	igned memory

Description: rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address *(EffAddr)*. *EffAddr* is the address of the least-significant of four consecutive bytes forming a word in memory (*W*) starting at an arbitrary byte boundary. A part of *W*, the least-significant one to four bytes, is in the aligned word containing *EffAddr*. This part of *W* is loaded into the least-significant (right) part of the word in GPR *rt*. The remaining most-significant part of the word in GPR *rt* is unchanged.

If GPR *rt* is a 64-bit register, the destination word is the low-order word of the register. The loaded value is treated as a signed value; if the word sign bit (bit 31) is loaded (i.e. when all four bytes are loaded) then the new sign bit value is copied into bits 63..32. If bit 31 is not loaded then the value of bits 63..32 is implementation dependent; the value is either unchanged or a copy of the current value of bit 31. Executing both LWR and LWL, in either order, delivers in a sign-extended word value in the destination register.




Figure A-3 Unaligned Word Load using LWR and LWL.

LWR

The figure above illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, two bytes, is in the aligned word containing the least-significant byte at 5. First, LWR loads these two bytes into the right part of the destination register. Next, the complementary LWL loads the remainder of the unaligned word.

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address (vAddr_{1..0}), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.

Memory content	Initial contents of Dest Register												
0 1 2 3 ← big-endian								64-bit register					
I J K L offset (vAddr _{1.0})							b	С	d	е	f	g	h
3 2 1 0	← li	ttle-e	endia	in		mos	st	_	-signifi	cance	<u> </u>		lea
most least						32	2-bit	regi	ster	е	f	g	h
—significance—													1
Destination 64	1-bit	regis	ster o	conte	ents after in	struc	tion	(sha	ded	is un	icha	nged)
		•										•	
Big-endian b	yte o	order	ring		vAddr ₁₀		Little	e-en	dian	byte	ord	ering	
Nocngorsign-extend	е	f	g	I	0	sign	oit(31)exte	nded	I	J	Κ	L
Nccngorsign-extend	е	f	I	J	1	Nccr	ngorsi	gn-ex	ktend	е	Т	J	ł
Name and the sector of		•		17						-			
Nocngorsign-extend	е	I	J	Κ	2	Nocr	ngorsi	gn-e	ktend	е	f		
Nocngoisign-extend signbit(31)extended	е І	I J	J K	K L	3		-	-	ktend ktend		f	g	
	I gn bi beha ne va	J it (31 avior	K) is l is in of the	L loade npler e unl	3 ed, its value	Nocr e is c specif	opie	gn-ex d inte Bits (ktend o bits	e 63. 2 are em.	f .32. e eitl	g Whe	en i
signbit(31)extended When the word si is not loaded, the unchanged or a th	I gn bi beha ne va	J it (31 avior	K) is l is in of the	L loade npler e unl	3 ed, its value mentation s oaded bit 3	Nocr e is c specif	opie	gn-ex d inte Bits (ktend o bits	e 63. 2 are em.	f .32. e eitl	g Whe	
signbit(31)extended When the word si is not loaded, the unchanged or a th	l beha ne va	J it (31 avior alue o big-e	K) is l is in of the ndia	L loade npler e unl n	3 ed, its value mentation s oaded bit 3 vAddr ₁₀	Nocr e is c specif	opie	gn-ex d inte Bits (ktend o bits	e 63. 2 are em.	f .32. e eitl	g Whe ner endia	en i
signbit(31)extended When the word si is not loaded, the unchanged or a th	I gn bi beha ne va k	J it (31 avior alue o big-e	K) is l is in of the ndia	L loade npler e unl n I	ed, its value mentation s oaded bit 3 vAddr ₁₀ 0	Nocr e is c specif	opie	gn-ex d inte Bits (ktend o bits	e 63. 2 are em. li I	f .32. e eitl ittle- J	g Whe ner endia	en i an L

The unaligned loads, LWL and LWR, are exceptions to the load-delay scheduling restriction in the MIPS I architecture. An unaligned load to GPR *rt* that immediately follows another load to GPR *rt* can "read" the loaded data. It will correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction.

Table A-29 Bytes Loaded by LWR Instruction

Restrictions:

MIPS I scheduling restriction: The loaded data is not available for use by the following instruction. The instruction immediately following this one, unless it is an unaligned load (LWL, LWR), may not use GPR *rt* as a source register. If this restriction is violated, the result of the operation is undefined.

Restrictions:

None

Operation: 32-bit processors

```
\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign\_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \parallel (\mathsf{pAddr}_{1..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^2) \\ \mathsf{if} \ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ \qquad \mathsf{pAddr} \leftarrow \ \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \parallel 0^2 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2 \\ \mathsf{memword} \leftarrow \mathsf{LoadMemory} \ (\mathsf{uncached}, \ \mathsf{byte}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{memword}_{31..32\text{-}8^* \mathsf{byte}} \parallel \mathsf{GPR}[\mathsf{rt}]_{31\text{-}8^* \mathsf{byte}..0} \\ \end{array}
```

Operation: 64-bit processors

```
vAddr ← sign_extend(offset) + GPR[base]
     (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
     pAddr \leftarrow pAddr<sub>(PSIZE-1)..3</sub> || (pAddr<sub>2..0</sub> xor ReverseEndian<sup>3</sup>)
     if BigEndianMem = 1 then
           pAddr \leftarrow pAddr_{(PSIZE-1)..3} \parallel 0^3
     endif
     byte \leftarrow vAddr<sub>1..0</sub> xor BigEndianCPU<sup>2</sup>
     word \leftarrow vAddr<sub>2</sub> xor BigEndianCPU
     memdouble - LoadMemory (uncached, 0 || byte, pAddr, vAddr, DATA)
     temp \leftarrow GPR[rt]<sub>31..32-8*byte</sub> || memdouble<sub>31+32*word..32*word+8*byte</sub>
     if byte = 4 then
                                                          /* loaded bit 31, must sign extend */
           utemp \leftarrow (temp<sub>31</sub>)<sup>32</sup>
     else
           one of the following two behaviors:
                 \begin{array}{l} \text{utemp} \leftarrow \text{GPR[rt]}_{63..32} \\ \text{utemp} \leftarrow \left(\text{GPR[rt]}_{31}\right)^{32} \end{array}
                                                          /* leave what was there alone */
/* sign-extend bit 31 */
     endif
     GPR[rt] ← utemp || temp
Exceptions:
     TLB Refill, TLB Invalid
     Bus Error
     Address Error
```

Programming Notes:

The architecture provides no direct support for treating unaligned words as unsigned values, i.e. zeroing bits 63..32 of the destination register when bit 31 is loaded. See SLL or SLLV for a single-instruction method of propagating the word sign bit in a register into the upper half of a 64-bit register.

Load Word Unsigned

31	26 2	25 21	20 16	5 15	0
1 0	LWU 0111	base	rt	offset	
	6	5	5	16	

LWU

Format:	LWU rt, offset(base)	MIPS III
Purpose:	To load a word from memory as an unsigned value.	

Description: rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 64-bit processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr_{1..0}) ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) pAddr ← pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0²)) memdouble ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte ← vAddr_{2..0} xor (BigEndianCPU || 0²) GPR[rt] ← 0³² || memdouble_{31+8*byte}.

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Reserved Instruction

31 26	25 21	20 16	5 15 11	10 6	5 0
Special 2 011100	rs	rt	0	0	MAD 00000
6	5	5	5	5	6

Format:

MAD rs, rt

Description:

The R4650 adds a MAD instruction (multiply-accumulate, with HI and LO as the accumulator) to the base MIPS-III ISA. The MAD instruction is defined as:

 $HI,LO \ \leftarrow \ HI,LO \ + \ rs^*rt$

The lower 32-bits of the accumulator are stored in the lower 32 bits of LO, while the upper 32 bits of the result are stored in the lower 32 bits of HI. This is done to allow this instruction to operate compatibly in 32-bit processors.

The actual repeat rate and latency of this operation are dependent on the size of the operands.

Operation:


T: temp ← (HI _{31..0} || LO _{31..0}) + ((rs ₃₁)³² || rs_{31..0}) x ((rt₃₁)³² || rt_{31..0}) Hi ← (temp ₆₃)³² || temp _{63..32} LO ← (temp ₃₁)³² || temp _{31..0}

Exceptions:

None

Programming Notes:

This is an IDT proprietary extension.



Format:

MADU rs, rt

Description:

The R4650 adds a MAD instruction (multiply-accumulate, with HI and LO as the accumulator) to the base MIPS-III ISA. The MAD instruction is defined as:

 $HI,LO \leftarrow HI,LO + rs^{*}rt$

The lower 32-bits of the accumulator are stored in the lower 32 bits of LO, while the upper 32 bits of the result are stored in the lower 32 bits of HI. This is done to allow this instruction to operate compatibly in 32-bit processors. The actual repeat rate and latency of this operation are dependent on the size of the operands.

Operation:

Exceptions:

None

Programming Notes:

This is an IDT proprietary extension.

MFCz

31	26	25	21	20		16	15	11	10			0
	COPz 1 0 0 x x*	0	MF 0 0 0 0		rt		rd		000	0 0 0 0 0	0000	
	6		5		5		5			11		

Format:

MFCz rt, rd

Description:

The contents of coprocessor register *rd* of coprocessor *z* are loaded into general register *rt*.

Execution of the instruction referencing coprocessor 3 causes a reserved instruction exception, not a coprocessor unusable exception.

Notes: *See "Opcode Bit Encoding" on page 120, or "CPU InstructionEncoding" at the end of Appendix A.

Operation:

T: if
$$rd_0 = 0$$
 then
data $\leftarrow CPR[z, rd_{4..1} \parallel 0]_{31..0}$
else
data $\leftarrow CPR[z, rd_{4..1} \parallel 0]_{63..32}$
endif
T+1: GPR[rt] $\leftarrow (data_{31})^{32} \parallel data$

Exceptions:


Coprocessor unusable exception

Reserved instruction exception (coprocessor 3)



Move From Coprocessor

Opcode Bit Encoding:



MFHI

31 26	25 16	15 11	10 6	5	0
SPECIAL 0 0 0 0 0 0 0	00 0000 0000	rd	0 0 0 0 0 0	MFHI 0 1 0 0 0	0
6	10	5	5	6	

Format:	MFHI rd	MIPS I
Purpose:	To copy the special purpose HI register to a GPR.	

Description: $rd \leftarrow HI$

The contents of special register *HI* are loaded into GPR *rd*.

Restrictions:

The two instructions that follow an MFHI instruction must not be instructions that modify the *HI* register: DDIV, DDIVU, DIV, DIVU, DMULT, DMULTU, MTHI, MULT, MULTU. If this restriction is violated, the result of the MFHI is undefined.

Operation:

 $\mathsf{GPR}[\mathsf{rd}] \gets \mathsf{HI}$

Exceptions:

Move From LO Register

MFLO

MIPS I

31	26	25 16	5 15	11 10	65	5 0
	SPECIAL 000000	0 00 0000 0000	rd	00000		MFLO 0 1 0 0 1 0
	6	10	5	5		6

Format:	MFLO rd
Purpose:	To copy the special purpose LO register to a GPR.

Description: $rd \leftarrow LO$

The contents of special register LO are loaded into GPR rd.

Restrictions:

The two instructions that follow an MFLO instruction must not be instructions that modify the *LO* register: DDIV, DDIVU, DIV, DIVU, DMULT, DMULTU, MTLO, MULT, MULTU. If this restriction is violated, the result of the MFLO is undefined.

Operation:

 $\mathsf{GPR}[\mathsf{rd}] \gets \mathsf{LO}$

Exceptions:

MOVN

Move Conditional on Not Zero

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	MOVN 0 0 1 0 1 1
6	5	5	5	5	6

Format:	MOVN rd, rs, rt	MIPS IV
Purpose:	To conditionally move a GPR after testing a GPR value.	

Description: if $(rt \neq 0)$ then $rd \leftarrow rs$

If the value in GPR *rt* is not equal to zero, then the contents of GPR *rs* are placed into GPR *rd*.

Restrictions:

None

Operation:

```
if GPR[rt] ≠ 0 then
GPR[rd] ← GPR[rs]
endif
```

Exceptions:

Reserved Instruction

Programming Notes:

The nonzero value tested here is the "condition true" result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

Move Conditional on Zero

MOVZ

31 2	6 25	21 20	16 15	11_10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	MOVZ 0 0 1 0 1 0
6	5	5	5	5	6

Format:	MOVZ rd, rs, rt	MIPS IV
Purpose:	To conditionally move a GPR after testing a GPR value.	

Description: if (rt = 0) then $rd \leftarrow rs$

If the value in GPR *rt* is equal to zero, then the contents of GPR *rs* are placed into GPR *rd*.

Restrictions:

None

Operation:

if GPR[rt] = 0 then GPR[rd] \leftarrow GPR[rs] endif

Exceptions:

Reserved Instruction

Programming Notes:

The zero value tested here is the "condition false" result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

31 26	25 21	20 16	15 11	10	0
COPz 0 1 0 0 x x*	MT 0 0 1 0 0	rt	rd	0 000 0000 0000	
6	5	5	5	11	

Format:

MTCz rt, rd

Notes:*See "Opcode Bit Encoding" on this page, or "CPU Instruction Encoding" at the end of Appendix A.

Description:

The contents of general register *rt* are loaded into coprocessor register *rd* of coprocessor *z*. Execution of the instruction referencing coprocessor 3 causes a reserved instruction exception, not a coprocessor unusable exception.

Operation:


 $\begin{array}{ll} \text{T:} & \text{data} \leftarrow \text{GPR}[\text{rt}]_{31..0} \\ \text{T+1:} & \text{if } \text{rd}_0 = 0 \\ & \text{CPR}[\text{z},\text{rd}_{4..1} \mid \mid 0] \leftarrow \text{CPR}[\text{z},\text{rd}_{4..1} \mid \mid 0]_{63..32} \mid \mid \text{data} \\ & \text{else} \\ & \text{CPR}[\text{z},\text{rd}_{4..1} \mid \mid 0] \leftarrow \text{data} \mid \mid \text{CPR}[\text{z},\text{rd}_{4..1} \mid \mid 0]_{31..0} \\ & \text{endif} \end{array}$

Exceptions:

Coprocessor unusable exception

Reserved instruction exception (coprocessor 3)

Opcode Bit Encoding:



Move To HI Register

MTH

31 26	25 21	20 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	0 0 0000 0000 0000 00	MTHI 0 1 0 0 0 1
6	5	15	6

Format:	MTHI rs	MIPS I
Purpose:	To copy a GPR to the special purpose HI register.	

Description: $HI \leftarrow rs$

The contents of GPR rs are loaded into special register HI.

Restrictions:

If either of the two preceding instructions is MFHI, the result of that MFHI is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

A computed result written to the *HI/LO* pair by DDIV, DDIVU, DIV, DIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before another result is written into either *HI* or *LO*. If an MTHI instruction is executed following one of these arithmetic instructions, but before a MFLO or MFHI instruction, the contents of *LO* are undefined. The following example shows this illegal situation:

MUL	r2,r4	# start operation that will eventually write to HI,LO
		# code not containing mfhi or mflo
MTHI	r6	
		# code not containing mflo
MFLO	r3	# this mflo would get an undefined value

Operation:

Exceptions:

MTLO

MIPS I

31 26	25 21	20 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	0 0 0000 0000 0000 00	MTLO 0 1 0 0 1 1
6	5	15	6

Format:	MTLO rs
Purpose:	To copy a GPR to the special purpose LO register.

Description: $LO \leftarrow rs$

The contents of GPR rs are loaded into special register LO.

Restrictions:

If either of the two preceding instructions is MFLO, the result of that MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

A computed result written to the *HI/LO* pair by DDIV, DDIVU, DIV, DIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before another result is written into either *HI* or *LO*. If an MTLO instruction is executed following one of these arithmetic instructions, but before a MFLO or MFHI instruction, the contents of *HI* are undefined. The following example shows this illegal situation:

MUL	r2,r4	# start operation that will eventually write to HI,LO
		# code not containing mfhi or mflo
MTLO	r6	
		# code not containing mfhi
MFHI	r3	# this mfhi would get an undefined value

Operation:

I-2:, I-1: LO \leftarrow undefined

 $I: \qquad \mathsf{LO} \gets \mathsf{GPR}[\mathsf{rs}]$

Exceptions:

3	31 26	25	21	20	16	15	11 10	6	5	0
	SPECIAL2 011100	rs		rt		rd		0	MUL 00010	
	6	5		5		5		5	6	

Format:

MUL rd, rs, rt

Description:

The R4650 adds a true 3-operand 32x32—>32 multiply instruction to the MIPS-III ISA, where by rd = rs*rt. This instruction eliminates the need to explicitly move the multiply result from the LO register back to a general register. The execution time of this operation is operand size dependent.

The HI and LO registers are undefined after executing this instruction. For 16-bit operands, the latency of MUL is 3 cycles, with a repeat rate of 2 cycles. In addition, the MUL instruction will unconditionally slip or stall for all but 2 cycles of its latency.

Operation:

Exceptions:

None

Programming Notes:

This instruction is an IDT proprietary extension.

Multiply Word

31 26	25 2	21 20	16 1	15 6	5	0
SPECIAL 0 0 0 0 0 0 0	rs	rt		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MULT 0 1 1 0 0 0	
6	5	5	•	10	6	_

Format:	MULT rs, rt
Purpose:	To multiply 32-bit signed integers.

MIPS I

Description: (LO, HI) \leftarrow rs \times rt

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register *LO*, and the high-order 32-bit word is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

MUI T

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Multiply Unsigned Word

MULTU

MIPS I

31 2	26 25	21	20 16	6 15 6	5	0
SPECIAL 0 0 0 0 0 0	10		rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MULTU 0 1 1 0 0 1	
6	5		5	10	6	

Format:	MULTU rs, rt
Purpose:	To multiply 32-bit unsigned integers.

Description: $(LO, HI) \leftarrow rs \times rt$

The 32-bit word value in GPR rt is multiplied by the 32-bit value in GPR rs, treating both operands as unsigned values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the high-order 32-bit word is placed into special register HI.

No arithmetic exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR rt or GPR rs do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the HI or LO special registers must be separated from subsequent instructions that write to them by two or more other instructions.

Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif

- I-2:, I-1: I:
- \leftarrow (0 || GPR[rs]_{31.0}) * (0 || GPR[rt]_{31.0}) prod \leftarrow sign_extend(prod_{31.0})
- ΗI \leftarrow sign_extend(prod_{63,32})

LO, HI \leftarrow undefined

Exceptions:

None

Programming Notes:

LO

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

NOR										Not	Or			
31	26	25	2	1 20		16	15		11	10	6	5	0	
SPEC 0 0 0 0			rs		rt			rd		0 0	0000	1	NOR 0 0 1 1 1	
6			5		5			5			5		6	

Format:	NOR rd, rs, rt
Purpose:	To do a bitwise logical NOT OR.

MIPS I

Purpose:

Description: $\mathsf{rd} \gets \mathsf{rs} \; \mathsf{NOR} \; \mathsf{rt}$

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical NOR operation. The result is placed into GPR rd.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ nor } GPR[rt]$

Exceptions:

C	Dr							C	R
3	31 26	25	21	20 1	6 15	11	10 6	5 ()
	SPECIAL 0 0 0 0 0 0 0	rs		rt	rc	ł	00000	OR 1 0 0 1 0 1	
	6	5		5	5		5	6	_

Format:	OR rd, rs, rt
Purpose:	To do a bitwise logical OR.

MIPS I

Description: $rd \leftarrow rs OR rt$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical OR operation. The result is placed into GPR *rd*.

Restrictions:

None

Operation:

 $\mathsf{GPR[rd]} \gets \mathsf{GPR[rs]} \text{ or } \mathsf{GPR[rt]}$

Exceptions:

(DRI							Or Immediate
3	1 26	25	21	20	16	15		0
	ORI 0 0 1 1 0 1	rs		rt			immediate	
	6	5	I	5			16	

Format:	ORI rt, rs, immediate	MIPS I
Purpose:	To do a bitwise logical OR with a constant.	

Description: $rd \leftarrow rs OR$ immediate

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical OR operation. The result is placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow zero_extend(immediate) \text{ or } GPR[rs]$

Exceptions:

Prefetch									PREF
31	26	25		21	20	16	15		0
PREF 1 1 0 0 1	1		base		hint			offset	
6			5		5			16	

Format:	PREF hint, offset(base)
Purpose:	To prefetch data from memory.

MIPS IV

Description: prefetch_memory(base+offset)

PREF adds the 16-bit signed *offset* to the contents of GPR *base* to form an effective byte address. It advises that data at the effective address may be used in the near future. The *hint* field supplies information about the way that the data is expected to be used.

PREF is an advisory instruction. It may change the performance of the program. For all *hint* values and all effective addresses, it neither changes architecturally-visible state nor alters the meaning of the program. An implementation may do nothing when executing a PREF instruction.

If MIPS IV instructions are supported and enabled, PREF does not cause addressingrelated exceptions. If it raises an exception condition, the exception condition is ignored. If an addressing-related exception condition is raised and ignored, no data will be prefetched, Even if no data is prefetched in such a case, some action that is not architecturally-visible, such as writeback of a dirty cache line, might take place.

PREF will never generate a memory operation for a location with an uncached memory access type (see **Memory Access Types** on page A-12).

If PREF results in a memory operation, the memory access type used for the operation is determined by the memory access type of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

PREF enables the processor to take some action, typically prefetching the data into cache, to improve program performance. The action taken for a specific PREF instruction is both system and context dependent. Any action, including doing nothing, is permitted that does not change architecturally-visible state or alter the meaning of a program. It is expected that implementations will either do nothing or take an action that will increase the performance of the program.

For a cached location, the expected, and useful, action is for the processor to prefetch a block of data that includes the effective address. The size of the block, and the level of the memory hierarchy it is fetched into are implementation specific.

The *hint* field supplies information about the way the data is expected to be used. No *hint* value causes an action that modifies architecturally-visible state. A processor may use a *hint* value to improve the effectiveness of the prefetch action. The defined *hint* values and the recommended prefetch action are shown in the table below. The *hint* table may be extended in future implementations.

Value	Name	Data use and desired prefetch action
0	load	Data is expected to be loaded (not modified). Fetch data as if for a load.
1	store	Data is expected to be stored or modified. Fetch data as if for a store.
2-3		Not yet defined.
4	load_streamed	Data is expected to be loaded (not modified) but not reused extensively; it will "stream" through cache. Fetch data as if for a load and place it in the cache so that it will not displace data prefetched as "retained".
5	store_streamed	Data is expected to be stored or modified but not reused extensively; it will "stream" through cache. Fetch data as if for a store and place it in the cache so that it will not displace data prefetched as "retained".
6	load_retained	Data is expected to be loaded (not modified) and reused extensively; it should be "retained" in the cache. Fetch data as if for a load and place it in the cache so that it will not be displaced by data prefetched as "streamed".
7	store_retained	Data is expected to be stored or modified and reused extensively; it should be "retained" in the cache. Fetch data as if for a store and place it in the cache so that will not be displaced by data prefetched as "streamed".
8-31		Not yet defined.

 Table A-30
 Values of Hint Field for Prefetch Instruction

Restrictions:

None

Operation:

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, uncached) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(uncached, pAddr, vAddr, DATA, hint)
```

Exceptions:

Reserved Instruction

Prefetch

Programming Notes:

Prefetch can not prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It will not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

Implementation Notes:

It is recommended that a reserved *hint* field value either cause a default prefetch action that is expected to be useful for most cases of data use, such as the "load" *hint*, or cause the instruction to be treated as a NOP.

Restore From Exception

<u>31</u>	26	25	24					6	5	0
CO	PO	со			0				RFE	
010	000	1		000	0000	0000	0000	0000	010000	
	6	1				19			6	

Format:

RFE

Description:

This instuction is not implemented on R4000 processors; use ERET instead.

RFE restores the previous interrupt mask and Kernel/User-mode bits (IEp and KUp) of the Status register (SR) into the corresponding current status bits (IEc and KUc) and restores the old status bits (IEo and KUo) into the corresponding previous status bits (IEp and KUp). The old status bits remain unchanged.

The architecture does not specify the operation of memory references associated with load/store instructions immediately prior to an RFE instruction. Normally, the RFE instruction follows in the delay slot of a JR (jump register)instruction to restore the PC.

R2000/R3000/R6000

Operation:

 $\begin{array}{rrr} \text{T:} & \text{SR} \leftarrow \text{SR}_{31..4} | \mid \text{SR}_{5..2} \\ & \text{LLbit} \leftarrow & 0 \end{array}$

Exceptions:

Coprocessor unusable exception

Reserved instruction exception (R4000)

Format:	It is recommended that a reserved <i>hint</i> field value either cause	a default
	prefetch action that is expected to be useful for most cases of data	a use, such
	as the "load" hint, or cause the instruction to be treated as a NO	P. SB rt,
	offset(base) MIPS I	

Purpose: To store a byte to memory.

Description: memory[base+offset] \leftarrow rt

The least-significant 8-bit byte of GPR *rt* is stored in memory at the location specified by the effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

vAddr ← sign_extend(offset) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE) pAddr ← pAddr_{PSIZE-1..2} || (pAddr_{1..0} xor ReverseEndian²) byte ← vAddr_{1..0} xor BigEndianCPU² dataword ← GPR[rt]_{31-8*byte..0} || 0^{8*byte} StoreMemory (uncached, BYTE, dataword, pAddr, vAddr, DATA)

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^3 \\ \mathsf{datadouble} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{63-8^*\mathsf{byte..0}} \parallel 0^{8^*\mathsf{byte}} \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{BYTE}, \ \mathsf{datadouble}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error

S	<u>C</u>				Store Conditional Word
31	26	25 21	20 16	15	0
	SC 1 1 1 0 0 0	base	rt		offset
	6	5	5		16

Format:	SC rt, offset(base)	MIPS II
Purpose:	To store a word to memory to complete an atomic read	l-modify-write.

Description: if (atomic_update) then memory[base+offset] \leftarrow rt, rt \leftarrow 1 else rt \leftarrow 0

The LL and SC instructions provide primitives to implement atomic Read-Modify-Write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. If it would complete the RMW sequence atomically, then the least-significant 32-bit word of GPR *rt* is stored into memory at the location specified by the aligned effective address and a one, indicating success, is written into GPR *rt*. Otherwise, memory is not modified and a zero, indicating failure, is written into GPR *rt*.

If any of the following events occurs between the execution of LL and SC, the SC will fail:

- A coherent store is completed by another processor or coherent I/O module into the block of physical memory containing the word. The size and alignment of the block is implementation dependent. It is at least one word and is at most the minimum page size.
- An exception occurs on the processor executing the LL/SC. An implementation may detect "an exception" in one of three ways:
 - 1) Detect exceptions and fail when an exception occurs.
 - 2) Fail after the return-from-interrupt instruction (RFE or ERET) is executed.
 - 3) Do both 1 and 2.

If any of the following events occurs between the execution of LL and SC, the SC may succeed or it may fail; the success or failure is unpredictable. Portable programs should not cause one of these events:

- A load, store, or prefetch is executed on the processor executing the LL/SC.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. The region does not have to be aligned, other than the alignment required for instruction words.

Store Conditional Word

The following conditions must be true or the result of the SC will be undefined:

- Execution of SC must have been preceded by execution of an LL instruction.
- A RMW sequence executed without intervening exceptions must use the same address in the LL and SC. The address is the same if the virtual address, physical address, and cache-coherence algorithm are identical.

Atomic RMW is provided only for cached memory locations. The extent to which the detection of atomicity operates correctly depends on the system implementation and the memory access type used for the location. See **Memory Access Types** on page A-12.

MP atomicity: To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of cached coherent.

Uniprocessor atomicity: To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either cached noncoherent or cached coherent. All accesses must be to one or the other access type, they may not be mixed.

I/O System: To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of cached coherent. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

The definition above applies to user-mode operation on all MIPS processors that support the MIPS II architecture. There may be other implementation-specific events, such as privileged CP0 instructions, that will cause an SC instruction to fail in some cases. System programmers using LL/SC should consult implementation-specific documentation.

Restrictions:

The addressed location must have a memory access type of cached noncoherent or cached coherent; if it does not, the result is undefined (see **Memory Access Types** on page A-12).

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr_{1..0}) ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE) dataword ← GPR[rt] if LLbit then StoreMemory (uncached, WORD, dataword, pAddr, vAddr, DATA) endif GPR[rt] ← 0³¹ || LLbit

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_{1..0}) \neq \mathsf{0}^2 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{ReverseEndian} \parallel \mathsf{0}^2)) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{BigEndianCPU} \parallel \mathsf{0}^2) \\ \mathsf{datadouble} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{63-8^*\mathsf{byte}..0} \parallel \mathsf{0}^{8^*\mathsf{byte}} \\ \mathsf{if} \ \mathsf{LLbit} \ \mathsf{then} \\ \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{WORD}, \ \mathsf{datadouble}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{endif} \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \ \mathsf{0}^{63} \parallel \mathsf{LLbit} \end{array}$

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction

Programming Notes:

LL and SC are used to atomically update memory locations as shown in the example atomic increment operation below.

L1:		
LL	T1, (T0)	# load counter
ADDI	T2, T1, 1	# increment
SC	T2, (T0)	# try to store, checking for atomicity
BEQ	T2, 0, L1	# if not atomic (0), try again
NOP		# branch-delay slot

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, floating-point operations that trap or require software emulation assistance.

LL and SC function on a single processor for cached noncoherent memory so that parallel programs can be run on uniprocessor systems that do not support cached coherent memory access types.

Implementation Notes:

The block of memory that is "locked" for LL/SC is typically the largest cache line in use.

Store Conditional Doubleword

	31 26	25 21	20 16	15	0
	SCD 1 1 1 1 0 0	base	rt	offset	
-	6	5	5	16	

Format:	SCD rt, offset(base)	MIPS III
Purpose:	To store a doubleword to memory to complete an ator write.	nic read-modify-

Description: if (atomic_update) then memory[base+offset] \leftarrow rt, rt \leftarrow 1 else rt \leftarrow 0

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SCD completes the RMW sequence begun by the preceding LLD instruction executed on the processor. If it would complete the RMW sequence atomically, then the 64-bit doubleword of GPR *rt* is stored into memory at the location specified by the aligned effective address and a one, indicating success, is written into GPR *rt*. Otherwise, memory is not modified and a zero, indicating failure, is written into GPR *rt*.

If any of the following events occurs between the execution of LLD and SCD, the SCD will fail:

- A coherent store is completed by another processor or coherent I/O module into the block of physical memory containing the word. The size and alignment of the block is implementation dependent. It is at least one doubleword and is at most the minimum page size.
- An exception occurs on the processor executing the LLD/SCD. An implementation may detect "an exception" in one of three ways:
 - 1) Detect exceptions and fail when an exception occurs.
 - 2) Fail after the return-from-interrupt instruction (RFE or ERET) is executed.
 - 3) Do both 1 and 2.

SCD

If any of the following events occurs between the execution of LLD and SCD, the SCD may succeed or it may fail; the success or failure is unpredictable. Portable programs should not cause one of these events.

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LLD/SCD.
- The instructions executed starting with the LLD and ending with the SCD do not lie in a 2048-byte contiguous region of virtual memory. The region does not have to be aligned, other than the alignment required for instruction words.

Store Conditional Doubleword

The following conditions must be true or the result of the SCD will be undefined:

- Execution of SCD must have been preceded by execution of an LLD instruction.
- A RMW sequence executed without intervening exceptions must use the same address in the LLD and SCD. The address is the same if the virtual address, physical address, and cache-coherence algorithm are identical.

Atomic RMW is provided only for memory locations with cached noncoherent or cached coherent memory access types. The extent to which the detection of atomicity operates correctly depends on the system implementation and the memory access type used for the location. See **Memory Access Types** on page A-12.

MP atomicity: To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of cached coherent.

Uniprocessor atomicity: To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either cached noncoherent or cached coherent. All accesses must be to one or the other access type, they may not be mixed.

I/O System: To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of cached coherent. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

The defemination above applies to user-mode operation on all MIPS processors that support the MIPS III architecture. There may be other implementation-specific events, such as privileged CP0 instructions, that will cause an SCD instruction to fail in some cases. System programmers using LLD/SCD should consult implementation-specific documentation.

Restrictions:

The addressed location must have a memory access type of cached noncoherent or cached coherent; if it does not, the result is undefined (see **Memory Access Types** on page A-12The 64-bit doubleword of register *rt* is conditionally stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The effective address must be naturally aligned. If any of the three least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 64-bit processors

 $\label{eq:constraint} \begin{array}{l} \mathsf{v}\mathsf{Addr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{v}\mathsf{Addr}_{2..0}) \neq 0^3 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{p}\mathsf{Addr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{v}\mathsf{Addr}, \ \mathsf{DATA}, \ \mathsf{STORE}) \\ \mathsf{datadouble} \leftarrow \mathsf{GPR}[\mathsf{rt}] \\ \mathsf{if} \ \mathsf{LLbit} \ \mathsf{then} \\ & \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{DOUBLEWORD}, \ \mathsf{datadouble}, \ \mathsf{p}\mathsf{Addr}, \ \mathsf{v}\mathsf{Addr}, \ \mathsf{DATA}) \\ \mathsf{endif} \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \ 0^{63} \ || \ \mathsf{LLbit} \end{array}$

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction

Programming Notes:

LLD and SCD are used to atomically update memory locations as shown in the example atomic increment operation below.

L1:		
LLD	T1, (T0)	# load counter
ADDI	T2, T1, 1	# increment
SCD	T2, (T0)	# try to store, checking for atomicity
BEQ	T2, 0, L1	# if not atomic (0), try again
NOP		# branch-delay slot

Exceptions between the LLD and SCD cause SCD to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, floating-point operations that trap or require software emulation assistance.

LLD and SCD function on a single processor for cached noncoherent memory so that parallel programs can be run on uniprocessor systems that do not support cached coherent memory access types.

Implementation Notes:

The block of memory that is "locked" for LLD/SCD is typically the largest cache line in use.

31 26	25 21	20 16	15 0
SD 1 1 1 1 1 1	base	rt	offset
6	5	5	16

SD

MIPS III

Format:	SD rt, offset(base)
Purpose:	To store a doubleword to memory.

Description: memory[base+offset] ← rt

The 64-bit doubleword in GPR *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If any of the three least-significant bits of the effective address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 64-bit processors

 $vAddr \leftarrow sign_extend(offset) + GPR[base]$ if $(vAddr_{2..0}) \neq 0^3$ then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) datadouble \leftarrow GPR[rt] StoreMemory (uncached, DOUBLEWORD, datadouble, pAddr, vAddr, DATA)

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction

SDCz Store Doubleword From Coprocessor 31 26 25 21 20 16 15 0 offset SDCz base rt 1111zz 6 5 5 16 MIPS II Format: SDC1 rt, offset(base) SDC2 rt, offset(base) **Purpose:** To store a doubleword from a coprocessor general register to memory.

Description: memory[base+offset] ← rt

Coprocessor unit *zz* supplies a 64-bit doubleword which is stored at the memory location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The data supplied by each coprocessor is defined by the individual coprocessor specifications. The usual operation would read the data from coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **Coprocessor Instructions** on page A-11). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

Restrictions:

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not defined for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If any of the three least-significant bits of the effective address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr_{2..0}) \neq 0³ then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) datadouble \leftarrow COP_SD(z, rt) StoreMemory (uncached, DOUBLEWORD, datadouble, pAddr, vAddr, DATA)

Store Doubleword From Coprocessor

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_{2..0}) \neq 0^3 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{STORE}) \\ \mathsf{datadouble} \leftarrow \ \mathsf{COP_SD}(\mathsf{z}, \ \mathsf{rt}) \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{DOUBLEWORD}, \ \mathsf{datadouble}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction Coprocessor Unusable

SDL	-			Store Doubleword Left
31	26	25 21	20 10	<u> </u>
	SDL 1 1 0 0	base	rt	offset
L	6	5	5	16
Format	t :	SDL rt, offs	et(base)	MIPS III
Purpos	e:	To store the	most-significa	ant part of a doubleword to an unaligned

memory address.

 $Description: \quad \text{memory[base+offset]} \gets \text{Some_Bytes_From rt}$

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address *(EffAddr)*. *EffAddr* is the address of the most-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the most-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. The same number of most-significant (left) bytes of GPR *rt* are stored into these bytes of *DW*.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of *DW*, six bytes, is contained in the aligned doubleword containing the most-significant byte at 2. First, SDL stores the six most-significant bytes of the source register into these bytes in memory. Next, the complementary SDR instruction stores the remainder of *DW*.




Figure A-4 Unaligned Doubleword Store with SDL and SDR

Store Doubleword Left

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr_{2..0}), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes stored for every combination of offset and byte ordering.

Table A-31 Bytes Stored by SDL Instruction

Initi	ial N	lemo	ory o	conte	ents	and	d byt	e offsets			-	onte				
most — significance —					east		Source Register									
0	1	2	3	4	5	6	7	$\leftarrow big-$	mo	st	_	signifi	cance	<u> </u>	l	east
i	j	k	I	m	n	0	р		Α	В	С	D	Ε	F	G	Н
7	6	5	4	3	2	1	0	\leftarrow little-en	dian							
		Me	mor	у со	nter	nts a	fter	instruction	(sha	adec	l is ı	unch	ang	ed)		
	Big-	endi	an t	oyte	orde	ering	3	vAddr ₂₀	L	ittle	-enc	lian	byte	ord	lerin	g
Α	В	С	D	Е	F	G	Н	0	i	j	k	Ι	m	n	0	Α
i	Α	В	С	D	Е	F	G	1	i	j	k	Ι	m	n	Α	В
i	j	Α	В	С	D	Е	F	2	i	j	k	Ι	m	Α	В	С
i	j	k	Α	В	С	D	Е	3	i	j	k	I	Α	В	С	D
i	j	k	I	Α	В	С	D	4	i	j	k	Α	В	С	D	Ε
i	j	k	I	m	Α	В	С	5	i	j	Α	В	С	D	Е	F
i	j	k	I	m	n	Α	В	6	i	Α	В	С	D	Ε	F	G
	:	k	1	m	n	0	Α	7	Α	В	С	D	Ε	F	G	Н

Restrictions:

None

Operation: 64-bit processors

```
\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign\_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{If} \ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel \mathsf{0}^3 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^3 \\ \mathsf{datadouble} \leftarrow \mathsf{0}^{56-8^*\mathsf{byte}} \parallel \mathsf{GPR}[\mathsf{rt}]_{63..56-8^*\mathsf{byte}} \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{byte}, \ \mathsf{datadouble}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}
```

Exceptions:

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error Reserved Instruction

SDR Store Doubleword Right 21 20 31 26 25 16 15 0 offset SDR base rt 101101 16 6 5 5 MIPS III Format: SDR rt, offset(base) **Purpose:** To store the least-significant part of a doubleword to an unaligned

Description: memory[base+offset]

— Some_Bytes_From rt

memory address.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address *(EffAddr)*. *EffAddr* is the address of the least-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the least-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. The same number of least-significant (right) bytes of GPR *rt* are stored into these bytes of *DW*.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of *DW*, two bytes, is contained in the aligned doubleword containing the least-significant byte at 9. First, SDR stores the two least-significant bytes of the source register into these bytes in memory. Next, the complementary SDL stores the remainder of *DW*.




Figure A-5 Unaligned Doubleword Store with SDR and SDL

Store Doubleword Right

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr_{2..0}), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes stored for every combination of offset and byte ordering.

Table A-32 Bytes Stored by SDR Instruction

Init	ial N	lemo	ory d	cont	ents			С	onte	ents	of					
mo	nost — significance — least							Source Register								
0	1	2	3	4	5	6	7	$\leftarrow big-$	most			signifi	cance	∋—	ŀ	east
i	j	k	I	m	n	0	р		A B		С	D	Е	F	G	Н
7	6	5	4	3	2	1	0	" little-endi	an							
Memory contents after instruction (shaded is unchanged)																
Big-endian byte ordering vAddr ₂₀										ittle	-end	lian	byte	ord	lerin	g
Н	j	k	I	m	n	0	р	0	Α	В	С	D	Е	F	G	Η
G	Н	k	I	m	n	0	р	1	В	С	D	Ε	F	G	Н	р
F	G	Н	I	m	n	0	р	2	CD		Е	F	G	Н	0	р
Ε	F	G	Н	m	n	0	р	3	D	Е	F	G	Н	n	0	р
	Е	F	G	Н	n	0	р	4	Е	F	G	Н	m	n	0	р
D	_								_	-				2	~	n
D C	D	Е	F	G	Н	0	р	5	F	G	Н		m	n	0	р
_		E D	F	G F	H G	0 H	p p	5 6	F G	G H	H k		m	n	0	р р

Restrictions:

None

Operation: 64-bit processors

```
vAddr ← sign_extend(offset) + GPR[base]

(pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE)

pAddr ← pAddr<sub>(PSIZE-1)..3</sub> || (pAddr<sub>2..0</sub> xor ReverseEndian<sup>3</sup>)

If BigEndianMem = 0 then

pAddr ← pAddr<sub>(PSIZE-1)..3</sub> || 0<sup>3</sup>

endif

byte ← vAddr<sub>1..0</sub> xor BigEndianCPU<sup>3</sup>

datadouble ← GPR[rt]<sub>63-8*byte</sub> || 0<sup>8*byte</sup>

StoreMemory (uncached, DOUBLEWORD-byte, datadouble, pAddr, vAddr, DATA)
```

Exceptions:

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error Reserved Instruction

S	H						Store Halfword	d
31	26	25	21	20	16	15	0	
	SH 1 0 1 0 0 1	base		rt			offset	
	6	5		5			16	

Format:	SH rt, offset(base)	MIPS I
Purpose:	To store a halfword to men	nory.

Description: memory[base+offset] \leftarrow rt

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_0) \neq \mathsf{0} \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..2}} \parallel (\mathsf{pAddr}_{1..0} \ \mathsf{xor} \ (\mathsf{ReverseEndian} \parallel \mathsf{0})) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \ \ \mathsf{xor} \ (\mathsf{BigEndianCPU} \parallel \mathsf{0}) \\ \mathsf{dataword} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{\mathsf{31-8^*byte..0}} \parallel \mathsf{0}^{\mathsf{8^*byte}} \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{HALFWORD}, \ \mathsf{dataword}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}$

Operation: 64-bit processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{if} \ (\mathsf{vAddr}_0) \neq \mathsf{0} \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{ReverseEndian}^2 \parallel \mathsf{0})) \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{BigEndianCPU}^2 \parallel \mathsf{0}) \\ \mathsf{datadouble} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{\mathsf{63-8^*byte..0}} \parallel \mathsf{0}^{8^*byte} \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{HALFWORD}, \ \mathsf{datadouble}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error

Shift Word Left Logical	Shift	Word	Left	Logical
-------------------------	-------	------	------	---------

31 26 25 21 20 16 15 11 10 6 5 0 0 SPECIAL rt rd SLL sa 000000 00000 000000 5 5 5 6 5 6

SLL

Format:	SLL rd, rt, sa	MIPS I
Purpose:	To left shift a word by	y a fixed number of bits.

Description: $rd \leftarrow rt \ll sa$

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeroes into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

None

Operation:

 $s \leftarrow sa$ temp $\leftarrow GPR[rt]_{(31-s)..0} \parallel 0^{s}$ $GPR[rd] \leftarrow sign_extend(temp)$

Exceptions:

None

Programming Notes:

Unlike nearly all other word operations the input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign extends it.

Some assemblers, particularly 32-bit assemblers, treat this instruction with a shift amount of zero as a NOP and either delete it or replace it with an actual NOP.

A-151

SLLV

Shift Word Left Logical Variable

31	26	25	21	20	16	15	11	10	6	5	0
SPE 0 0 0	CIAL 0 0 0	rs		rt		I	rd	0 0 0 0 0 0)	0	SLLV 000100
	6	5		5		5	5	5			6

Format:	SLLV rd, rt, rs	MIPS I
Purpose:	To left shift a word by a	variable number of bits.

Description: $rd \leftarrow rt \ll rs$

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeroes into the emptied bits; the result word is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

None

Operation:

 $\begin{array}{lll} s & \leftarrow GP[rs]_{4..0} \\ temp & \leftarrow GPR[rt]_{(31-s)..0} \parallel 0^{s} \\ GPR[rd] \leftarrow sign_extend(temp) \end{array}$

Exceptions:

None

Programming Notes:

Unlike nearly all other word operations the input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign extends it.

Some assemblers, particularly 32-bit assemblers, treat this instruction with a shift amount of zero as a NOP and either delete it or replace it with an actual NOP.

Set	On	Less	Than
-----	----	------	------

31 26 25 21 20 16 15 11 10 6 5 0 00000 SLT 101010 SPECIAL rs rt rd 000000 6 5 5 5 5 6

SLT

Format:	SLT r	rd, rs, rt	MIPS I
Purpose:	To reco	ord the result o	f a less-than comparison.

Description: $rd \leftarrow (rs < rt)$

Compare the contents of GPR *rs* and GPR *rt* as signed integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
\begin{array}{l} \text{if GPR[rs]} < \text{GPR[rt] then} \\ \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} \parallel 1 \\ \text{else} \\ \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ \text{endif} \end{array}
```

Exceptions:

SLT				Set on Less Than	Immediate			
31	26	25	21	20	16	15		0
	LTI I 0 1 0	rs		rt			immediate	
	6	5		5			16	

IPS I
IPS I

Purpose: To record the result of a less-than comparison with a constant.

Description: $rt \leftarrow (rs < immediate)$

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
\begin{array}{l} \text{if GPR[rs]} < \text{sign\_extend(immediate) then} \\ & \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} || \ 1 \\ \text{else} \\ & \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ \text{endif} \end{array}
```

Exceptions:

Set o	on Less T	han Imr	nedi	ate Uns	igne	ed		SLTIU
31	26	25	21	20	16	15		0
0	SLTIU 0 1 0 1 1	rs		rt			immediate	
	6	5		5			16	

Format:	SLTIU rt, rs, immediate			MIPS I			
ъ	-	1.1	1. 0				

Purpose: To record the result of an unsigned less-than comparison with a constant.

Description: $rt \leftarrow (rs < immediate)$

Compare the contents of GPR *rs* and the sign-extended 16-bit *immediate* as unsigned integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate* the result is 1 (true), otherwise 0 (false).

Because the 16-bit *immediate* is sign-extended before comparison, the instruction is able to represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max_unsigned-32767, max_unsigned] end of the unsigned range.

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) < (0 || sign_extend(immediate)) then 
GPR[rd] \leftarrow 0^{GPRLEN-1} \parallel 1
else
GPR[rd] \leftarrow 0^{GPRLEN}
```

endif

Exceptions:

SLTU

Set on Less Than Unsigned

31	26	25 21	20 16	6 15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SLTU 1 0 1 0 1 1
	6	5	5	5	5	6

Format:	SLTU rd, rs, rt	MIPS I
Duran agai	To an and the model	- f

Purpose: To record the result of an unsigned less-than comparison.

Description: $rd \leftarrow (rs < rt)$

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) < (0 || GPR[rt]) then

GPR[rd] \leftarrow 0^{GPRLEN-1} \parallel 1

else

GPR[rd] \leftarrow 0^{GPRLEN}

and if
```

endif

Exceptions:

SRA

31 26	25 2	21 20	16	15	11 10	6	5	0
SPECIAL 0 0 0 0 0 0 0	00000		rt	rd		sa	SRA 0 0 0 0 1 1	
6	5		5	5		5	6	

Format:	SRA rd, rt, sa	MIPS I
Purpose:	To arithmetic right shi	ft a word by a fixed number of bits.

Description: $rd \leftarrow rt >> sa$ (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

 $\begin{array}{lll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endif} \\ s & \leftarrow sa \\ \text{temp} & \leftarrow (GPR[rt]_{31})^{s} \mid\mid GPR[rt]_{31..s} \\ GPR[rd] \leftarrow \text{sign_extend(temp)} \end{array}$

Exceptions:

SRAV

Shift Word Right Arithmetic Variable

3	1 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SRAV 0 0 0 1 1 1
	6	5	5	5	5	6

Format:	SRAV rd, rt, rs	MIPS I
Purpose:	To arithmetic right shift	a word by a variable number of bits.

Description: $rd \leftarrow rt >> rs$ (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

 $\begin{array}{ll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endif} \\ \text{s} & \leftarrow \text{GPR[rs]}_{4..0} \\ \text{temp} & \leftarrow (\text{GPR[rt]}_{31})^{\text{s}} \mid\mid \text{GPR[rt]}_{31..\text{s}} \\ \text{GPR[rd]} \leftarrow \text{sign_extend(temp)} \end{array}$

Exceptions:

31 2	6 25	21	20	16	15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0 0	0 0	0 0 0 0	rt		rd		:	sa		SRL 0 0 1 0
6	l.	5	5		5			5		6

Format:	SRL rd, rt, sa	MIPS I
Purpose:	To logical right shift a	word by a fixed number of bits.

Description: $rd \leftarrow rt >> sa$ (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

```
\begin{array}{ll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endif} \\ \text{s} & \leftarrow \text{sa} \\ \text{temp} & \leftarrow 0^{\text{s}} \mid\mid \text{GPR[rt]}_{31..\text{s}} \\ \text{GPR[rd]} \leftarrow \text{sign\_extend(temp)} \end{array}
```

Exceptions:

SRLV

Shift Word Right Logical Variable

3	1 26	25 21	20 16	5 15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SRLV 0 0 0 1 1 0
	6	5	5	5	5	6

Format:	SRLV rd, rt, rs	MIPS I
Purpose:	To logical right shift a w	ord by a variable number of bits.

Description: $rd \leftarrow rt >> rs$ (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

 $\begin{array}{ll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endif} \\ s & \leftarrow \text{GPR[rs]}_{4..0} \\ \text{temp} & \leftarrow 0^{s} \mid\mid \text{GPR[rt]}_{31..s} \\ \text{GPR[rd]} \leftarrow \text{sign_extend(temp)} \end{array}$

Exceptions:

SUB

31	26	25	21	20	16	15	11	10	6	5		0
SPEC 0 0 0 0		rs		rt			rd	0 0	0 0 0 0	1 (SUB 0 0 0 1 0	
6		5		5			5		5		6	

Format:	SUB rd, rs, rt	MIP	PSI
Purpose:	To subtract 32-bit in	tegers.	If overflow occurs, then trap.

Description: $rd \leftarrow rs - rt$

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* to produce a 32-bit result. If the subtraction results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rd*.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif
temp ← GPR[rs] - GPR[rt]
if (32_bit_arithmetic_overflow) then
SignalException(IntegerOverflow)
else
GPR[rd] ←temp
endif
```

Exceptions:

Integer Overflow

Programming Notes:

SUBU performs the same arithmetic operation but, does not trap on overflow.

SUBU

3	31 26	25 21	20 16	5 15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SUBU 1 0 0 0 1 1
	6	5	5	5	5	6

Format:	SUBU rd, rs, rt	MIPS I
Purpose:	To subtract 32-bit integ	ers.

Description: $rd \leftarrow rs - rt$

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No integer overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif
temp ←GPR[rs] - GPR[rt]
GPR[rd] ←temp
```

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

Format:	SW rt, offset(base)	MIPS I
Purpose:	To store a word to memory.	

Description: memory[base+offset] ← rt

The least-significant 32-bit word of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit Processors

 $vAddr \leftarrow sign_extend(offset) + GPR[base]$ if $(vAddr_{1..0}) \neq 0^2$ then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) dataword \leftarrow GPR[rt] StoreMemory (uncached, WORD, dataword, pAddr, vAddr, DATA)

Operation: 64-bit Processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr_{1..0}) ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE) pAddr ← pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0²) byte ← vAddr_{2..0} xor (BigEndianCPU || 0²) datadouble ← GPR[rt]_{63-8*byte} || 0^{8*byte} StoreMemory (uncached, WORD, datadouble, pAddr, vAddr, DATA)

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error SW

SWCz

Store Word From Coprocessor

31	26	25 21	20 16	<u> </u>
	VCz 0 z z	base	rt	offset
6		5	5	16
Format	:	SWC1 rt, of SWC2 rt, of	. ,	MIPS I

Purpose: To store a word from a coprocessor general register to memory.

Description: memory[base+offset] \leftarrow rt

SWC3 rt, offset(base)

Coprocessor unit *zz* supplies a 32-bit word which is stored at the memory location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The data supplied by each coprocessor is defined by the individual coprocessor specifications. The usual operation would read the data from coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **Coprocessor Instructions** on page A-11). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

Restrictions:

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not available for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr_{1..0}) \neq 0² then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) dataword \leftarrow COP_SW (z, rt) StoreMemory (uncached, WORD, dataword, pAddr, vAddr, DATA)

Store Word From Coprocessor

Operation: 64-bit processors

vAddr ← sign_extend(offset) + GPR[base] if (vAddr_{1..0}) ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE) pAddr ← pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0²) byte ← vAddr_{2..0} xor (BigEndianCPU || 0²) dataword← COP_SW (z, rt) datadouble ← 0^{32-8*byte} || dataword || 0^{8*byte} StoreMemory (uncached, WORD, datadouble, pAddr, vAddr DATA)

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction Coprocessor Unusable

SWL								Store Word Left
31	26	25	21	20		16	15	0
SW 1 0 1 0		ba	se		rt		offset	
6		Ę	5		5		16	
Format:		SWL	rt. offs	et(ba	se)		MIPS I	

I of mate	
Purpose:	To store the most-significant part of a word to an unaligned memory address.

Description: memory[base+offset] ← rt

The 16-bit signed offset is added to the contents of GPR base to form an effective address (EffAddr). EffAddr is the address of the most-significant of four consecutive bytes forming a word in memory (W) starting at an arbitrary byte boundary. A part of W, the most-significant one to four bytes, is in the aligned word containing *EffAddr*. The same number of the most-significant (left) bytes from the word in GPR rt are stored into these bytes of W.

If GPR *rt* is a 64-bit register, the source word is the low word of the register.

Figures A-2 illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, two bytes, is contained in the aligned word containing the most-significant byte at 2. First, SWL stores the most-significant two bytes of the lowword from the source register into these two bytes in memory. Next, the complementary SWR stores the remainder of the unaligned word.




Figure A-2 Unaligned Word Store using SWL and SWR.

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address (vAddr_{1..0}), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes stored for every combination of offset and byte ordering.

Table A-28Bytes Stored by SWL Instruction

Memory contents and byte offsets										Initial contents of Dest Register							
0	1	2	3	←b	← big-endian					64-bit register							
i	j	k	I		c	offset	(vA	ddr ₁₀)	Α	В	С	D	Ε	F	G	Н	
3	2	1	0	i →	ttle-e	endia	n		mos	st	_	-signi	ficance	è—		east	
most	ost least				32	2-bit	regis	ster	Ε	F	G	Н					
—s	ignif	icano	ce—														
			Mem	ory o	conte	ents a	after	instruction	(sha	ded	is ur	ichar	nged))			
					Big-e /te oi			vAddr ₁₀	Little-endian byte ordering								
				Ε	F	G	Н	0	i	j	k	E					
				i	Ε	F	G	1	i	j	E	F					
				i	j	Е	F	2	i	Ε	F	G	1				
				i	j	k	Е	3	Е	F	G	Н	1				

Operation: 32-bit Processors

```
\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign\_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \parallel (\mathsf{pAddr}_{1..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^2) \\ \mathsf{If} \ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ \qquad \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \parallel \mathsf{0}^2 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2 \\ \mathsf{dataword} \leftarrow \mathsf{0}^{24-8^*\mathsf{byte}} \parallel \mathsf{GPR}[\mathsf{rt}]_{31..24-8^*\mathsf{byte}} \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \mathsf{byte}, \mathsf{dataword}, \mathsf{pAddr}, \mathsf{vAddr}, \mathsf{DATA}) \end{array}
```

SWL

Operation: 64-bit Processors

```
\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign}\_\mathsf{extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{If} \ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ & \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \parallel \mathsf{0}^2 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \ \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2 \\ \mathsf{if} \ (\mathsf{vAddr}_2 \ \mathsf{xor} \ \mathsf{BigEndianCPU}) = 0 \ \mathsf{then} \\ & \mathsf{datadouble} \leftarrow \mathsf{0}^{32} \parallel \mathsf{0}^{24\text{-}8^*\mathsf{byte}} \parallel \mathsf{GPR}[\mathsf{rt}]_{31..24\text{-}8^*\mathsf{byte}} \\ \mathsf{else} \\ & \mathsf{datadouble} \leftarrow \mathsf{0}^{24\text{-}8^*\mathsf{byte}} \parallel \mathsf{GPR}[\mathsf{rt}]_{31..24\text{-}8^*\mathsf{byte}} \parallel \mathsf{0}^{32} \\ \mathsf{endif} \\ \mathsf{StoreMemory}(\mathsf{uncached}, \mathsf{byte}, \ \mathsf{datadouble}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}
```

Exceptions:

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error

Store Word Ri	ight			SWR
31 26	25 21	20 16	5 15	0
SWR 1 0 1 1 1 0	base	rt	offset	
6	5	5	16	

Format:	SWR rt, offset(base)	MIPS I
Purpose:	To store the least-significated address.	ant part of a word to an unaligned memory

Description: memory[base+offset] \leftarrow rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address *(EffAddr)*. *EffAddr* is the address of the least-significant of four consecutive bytes forming a word in memory (*W*) starting at an arbitrary byte boundary. A part of *W*, the least-significant one to four bytes, is in the aligned word containing *EffAddr*. The same number of the least-significant (right) bytes from the word in GPR *rt* are stored into these bytes of *W*.

If GPR *rt* is a 64-bit register, the source word is the low word of the register.

Figures A-2 illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, two bytes, is contained in the aligned word containing the least-significant byte at 5. First, SWR stores the least-significant two bytes of the low-word from the source register into these two bytes in memory. Next, the complementary SWL stores the remainder of the unaligned word.





Figure A-3 Unaligned Word Store using SWR and SWL.

SWR

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address (vAddr_{1..0}), and the current byte ordering mode of the processor (big- or little-endian). The tabel below shows the bytes stored for every combination of offset and byte ordering.





Restrictions:

None

Operation: 32-bit Processors

```
\begin{array}{l} \mathsf{v}\mathsf{Addr} \leftarrow \mathsf{sign\_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{p}\mathsf{Addr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{v}\mathsf{Addr}, \mathsf{DATA}, \mathsf{STORE}) \\ \mathsf{p}\mathsf{Addr} \leftarrow \mathsf{p}\mathsf{Addr}_{(\mathsf{PSIZE-1})..2} \mid\mid (\mathsf{p}\mathsf{Addr}_{1..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^2) \\ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ \mathsf{p}\mathsf{Addr} \leftarrow \mathsf{p}\mathsf{Addr}_{(\mathsf{PSIZE-1})..2} \mid\mid \mathsf{0}^2 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{v}\mathsf{Addr}_{1..0} \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2 \\ \mathsf{dataword} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{31-8^*\mathsf{byte}} \mid\mid \mathsf{0}^{8^*\mathsf{byte}} \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \mathsf{WORD}\text{-byte}, \ \mathsf{dataword}, \mathsf{p}\mathsf{Addr}, \mathsf{v}\mathsf{Addr}, \mathsf{DATA}) \end{array}
```

Store Word Right

Operation: 64-bit Processors

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{sign_extend}(\mathsf{offset}) + \mathsf{GPR}[\mathsf{base}] \\ (\mathsf{pAddr}, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} (\mathsf{vAddr}, \mathsf{DATA}, \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..3} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ \mathsf{ReverseEndian}^3) \\ \mathsf{If} \ \mathsf{BigEndianMem} = 0 \ \mathsf{then} \\ \qquad \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{(\mathsf{PSIZE-1})..2} \parallel \mathsf{0}^2 \\ \mathsf{endif} \\ \mathsf{byte} \leftarrow \mathsf{vAddr}_{1..0} \ \ \mathsf{xor} \ \mathsf{BigEndianCPU}^2 \\ \mathsf{if} \ (\mathsf{vAddr}_2 \ \mathsf{xor} \ \mathsf{BigEndianCPU}) = 0 \ \mathsf{then} \\ \qquad \mathsf{datadouble} \leftarrow \mathsf{0}^{32} \parallel \mathsf{GPR}[\mathsf{rt}]_{31-8^*\mathsf{byte}..0} \parallel \mathsf{0}^{8^*\mathsf{byte}} \\ \mathsf{else} \\ \qquad \mathsf{datadouble} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{31-8^*\mathsf{byte}..0} \parallel \mathsf{0}^{8^*\mathsf{byte}} \parallel \mathsf{0}^{32} \\ \mathsf{endif} \\ \mathsf{StoreMemory}(\mathsf{uncached}, \ \mathsf{WORD}{-}\mathsf{byte}, \ \mathsf{datadouble}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}$

Exceptions:

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error SYNC

Synchronize Shared Memory

31 26	25	11	10	6	5	0
SPECIAL 0 0 0 0 0 0 0	0 00 0000 0000 0000 0		stype		SYNC 0 0 1 1 1 1	
6	15		5		6	

Format:	SYNC	(stype = 0 implied)	MIPS II
Purpose:	To order loads and s	stores to shared memory i	n a multiprocessor system.

Description:

To serve a broad audience, two descriptions are given. A simple description of SYNC that appeals to intuition is followed by a precise and detailed description.

A Simple Description:

SYNC affects only uncached and cached coherent loads and stores. The loads and stores that occur prior to the SYNC must be completed before the loads and stores after the SYNC are allowed to start.

Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.

A Precise Description:

If the *stype* field has a value of zero, every synchronizable load and store that occurs in the instruction stream prior to the SYNC instruction must be globally performed before any synchronizable load or store that occurs after the SYNC may be performed with respect to any other processor or coherent I/O module.

Sync does not guarantee the order in which instruction fetches are performed.

The *stype* values 1-31 are reserved; they produce the same result as the value zero.

Synchronizable: A load or store instruction is *synchronizable* if the load or store occurs to a physical location in shared memory using a virtual location with a memory access type of either uncached or cached coherent. *Shared memory* is memory that can be accessed by more than one processor or by a coherent I/O system module.

Memory Access Types on page A-12 contains information on memory access types.

Performed load: A load instruction is *performed* when the value returned by the load has been determined. The result of a load on processor A has been *determined* with respect to processor or coherent I/O module B when a subsequent store to the location by B cannot affect the value returned by the load. The store by B must use the same memory access type as the load.

Performed store: A store instruction is *performed* when the store is observable. A store on processor A is *observable* with respect to processor or coherent I/O module B when a subsequent load of the location by B returns the value written by the store. The load by B must use the same memory access type as the store.

Synchronize Shared Memory

Globally performed load: A load instruction is *globally performed* when it is performed with respect to all processors and coherent I/O modules capable of storing to the location.

Globally performed store: A store instruction is *globally performed* when it is globally observable. It is *globally observable* when it observable by all processors and I/O modules capable of loading from the location.

Coherent I/O module: A *coherent I/O module* is an Input/Output system component that performs coherent Direct Memory Access (DMA). It reads and writes memory independently as though it were a processor doing loads and stores to locations with a memory access type of cached coherent.

Restrictions:

The effect of SYNC on the global order of the effects of loads and stores for memory access types other than uncached and cached coherent is not defined.

Operation:

SyncOperation(stype)

Exceptions:

Reserved Instruction

Programming Notes:

A processor executing load and store instructions observes the effects of the loads and stores that use the same memory access type in the order that they occur in the instruction stream; this is known as *program order*. A *parallel program* has multiple instruction streams that can execute at the same time on different processors. In multiprocessor (MP) systems, the order in which the effects of loads and stores are observed by other processors, the *global order* of the loads and stores, determines the actions necessary to reliably share data in parallel programs.

When all processors observe the effects of loads and stores in program order, the system is *strongly ordered*. On such systems, parallel programs can reliably share data without explicit actions in the programs. For such a system, SYNC has the same effect as a NOP. Executing SYNC on such a system is not necessary, but is also not an error.

If a multiprocessor system is not strongly ordered, the effects of load and store instructions executed by one processor may be observed out of program order by other processors. On such systems, parallel programs must take explicit actions in order to reliably share data. At critical points in the program, the effects of loads and stores from an instruction stream must occur in the same order for all processors. SYNC separates the loads and stores executed on the processor into two groups and the effects of these **groups** are seen in program order by all processors. The effect of all loads and stores in one group is seen by all processors before the effect of any load or store in the other group. In effect, SYNC causes the system to be strongly ordered for the executing processor at the instant that the SYNC is executed.

SYNC

Many MIPS-based multiprocessor systems are strongly ordered or have a mode in which they operate as strongly ordered for at least one memory access type. The MIPS architecture also permits MP systems that are not strongly ordered. SYNC enables the reliable use of shared memory on such systems. A parallel program that does not use SYNC will generally not operate on a system that is not strongly ordered, however a program that does use SYNC will work on both types of systems. System-specific documentation will describe the actions necessary to reliably share data in parallel programs for that system.

The behavior of a load or store using one memory access type is undefined if a load or store was previously made to the same physical location using a different memory access type. The presence of a SYNC between the references does not alter this behavior. See page A-13 for a more complete discussion.

SYNC affects the order in which the effects of load and store instructions appears to all processors; it not generally affect the **physical** memory-system ordering or synchronization issues that arise in system programming. The effect of SYNC on implementation specific aspects of the cached memory system, such as writeback buffers, is not defined. The effect of SYNC on reads or writes to memory caused by privileged implementation-specific instructions, such as CACHE, is not defined.

Prefetch operations have no effects detectable by user-mode programs so ordering the effects of prefetch operations is not meaningful.

Synchronize Shared Memory

EXAMPLE: These code fragments show how SYNC can be used to coordinate the use of shared data between separate writer and reader instruction streams in a multiprocessor environment. The FLAG location is used by the instruction streams to determine whether the shared data item DATA is valid. The SYNC executed by processor A forces the store of DATA to be performed globally before the store to FLAG is performed. The SYNC executed by processor B ensures that DATA is not read until after the FLAG value indicates that the shared data is valid.

	Processor A (writer)						
	# Conditions at entry:						
# The	# The value 0 has been stored in FLAG and that value is observable by B.						
SW	R1, DATA	# change shared DATA value					
LI	R2, 1						
SYNC		# perform DATA store before performing FLAG store					
SW	R2, FLAG	# say that the shared DATA value is valid					

	Processor B (reader)						
	LI	R2, 1					
1:	LW	R1, FLAG	# get FLAG				
	BNE	R2, R1, 1B	# if it says that DATA is not valid, poll again				
	NOP						
	SYNC		# FLAG value checked before doing DATA reads				
	LW	R1, DATA	# read (valid) shared DATA values				

Implementation Notes:

There may be side effects of uncached loads and stores that affect cached coherent load and store operations. To permit the reliable use of such side effects, buffered uncached stores that occur before the SYNC must be written to memory before cached coherent loads and stores after the SYNC may be performed.

SYSCALL			System Call
31 26 25		6	5 0
SPECIAL 0 0 0 0 0 0	Code		SYSCALL 0 0 1 1 00
6	20		6

Format:	SYSCA	LL	MIPS	5 I
	_	~	~ 11	

Purpose: To cause a System Call exception.

Description:

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Restrictions:

None

Operation:

SignalException(SystemCall)

Exceptions:

System Call

Т	rap if Equal					TE	Q
3	1 26	25 2	1 20 16	§ 15	6	5 0	
	SPECIAL 0 0 0 0 0 0 0	rs	rt	code		TEQ 1 1 0 1 0 0	
_	6	5	5	10		6	

Format:	TEQ rs, rt	MIPS II
Purpose:	To compare GPRs a	nd do a conditional Trap.

Description: if (rs = rt) then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is equal to GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

if GPR[rs] = GPR[rt] then SignalException(Trap) endif

Exceptions:

						Trap if Equal Immediate	
31	26	25	21	20	16	15	0
	GIMM 0 0 0 1	rs		TE(0 1 1			immediate
	6	5		5	;		16

Format:	TEQI rs, immediate	MIPS II
Purpose:	To compare a GPR to a cons	tant and do a conditional Trap.

Description: if (rs = immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is equal to *immediate* then take a Trap exception.

Restrictions:

TEAL

None

Operation:

if GPR[rs] = sign_extend(immediate) then SignalException(Trap)

endif

Exceptions:

Trap if Greater or Equ	ual
------------------------	-----

31 26 25 21 20 16 15 6 5 0 TGE 1 1 0 0 0 0 SPECIAL code rs rt 000000 6 5 5 10 6

TGE

Format:	TGE rs, rt	MIPS II
Purpose:	To compare GPRs	and do a conditional Trap.

Description: if $(rs \ge rt)$ then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is greater than or equal to GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if GPR[rs] ≥ GPR[rt] then
SignalException(Trap)
endif
```

Exceptions:

TG	E						Trap if Greater or Equal Immedi	ate
31	26	25	21	20	16	15	0	
	EGIMM 0 0 0 1	rs			GEI 0 0 0		immediate	
	6	5			5		16	

Format:	TGEI rs, immediate	MIPS II
Purpose:	To compare a GPR to a cons	tant and do a conditional Trap.

Description: if $(rs \ge immediate)$ then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is greater than or equal to *immediate* then take a Trap exception.

Restrictions:

None

Operation:

if GPR[rs] ≥ sign_extend(immediate) then SignalException(Trap)

endif

Exceptions:

Trap If Greater Or Equal Immediate Unsigned

TGEIU

31	26	25 21	20 16	15 0
REG 0 0 0		rs	TGEIU 0 1 0 0 1	immediate
	6	5	5	16

Format:	TGEIU	rs, immediate	MIPS II

Purpose: To compare a GPR to a constant and do a conditional Trap.

Description: if $(rs \ge immediate)$ then Trap

Compare the contents of GPR *rs* and the 16-bit sign-extended *immediate* as unsigned integers; if GPR *rs* is greater than or equal to *immediate* then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction is able to represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max_unsigned-32767, max_unsigned] end of the unsigned range.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) ≥ (0 || sign_extend(immediate)) then
SignalException(Trap)
endif
```

Exceptions:

TGEU **Trap If Greater or Equal Unsigned** 31 26 25 21 20 16 15 6 5 0 SPECIAL 0 0 0 0 0 0 0 code TGEU rs rt 110001 6 5 5 10 6

Format:	TGEU rs, rt	MIPS II
Purpose:	To compare GPRs and	do a conditional Trap.

Description: if $(rs \ge rt)$ then Trap

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers; if GPR *rs* is greater than or equal to GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

if (0 || GPR[rs]) ≥ (0 || GPR[rt]) then SignalException(Trap) endif

Exceptions:

Tr	ap if Less T	han					
31	1 26	25 21	20 16	5 15	6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	code		TL 1 1 0	_T 010
	6	5	5	10		6	

Format:	TLT rs, rt	MIPS II
Purpose:	To compare GPRs	and do a conditional Trap.

Description: if (rs < rt) then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is less than GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if GPR[rs] < GPR[rt] then
SignalException(Trap)
endif
```

Exceptions:

TLTI						Trap if Less Than	Immediate
31	26	25	21 20	16	15		0
	GIMM 0 0 1	rs		TLTI 1 0 1 0		immediate	
	6	5		5		16	

Format:	TLTI rs, immediate	MIPS II
Purpose:	To compare a GPR to a cons	tant and do a conditional Trap.

Description: if (rs < immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is less than *immediate* then take a Trap exception.

Restrictions:

None

Operation:

if GPR[rs] < sign_extend(immediate) then SignalException(Trap)

endif

Exceptions:

Trap if Less Tl				
31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	TLTIU 0 1 0 1 1	immediate	
6	5	5	16	

.

Purpose: To compare a GPR to a constant and do a conditional Trap.

Description: if (rs < immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit sign-extended *immediate* as unsigned integers; if GPR *rs* is less than *immediate* then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction is able to represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max_unsigned-32767, max_unsigned] end of the unsigned range.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) < (0 || sign_extend(immediate)) then
SignalException(Trap)
endif
```

Exceptions:

ILIU			Trap if Les	ss T	⁻ han Unsigr	ned			
31 26	25	21	20	16	15	6	5	0	
SPECIAL 0 0 0 0 0 0 0	rs		rt			code		TLTU 1 1 0 0 1 1	
6	5		5			10		6	

Format: TLTU	rs, rt	MIPS II
--------------	--------	---------

Purpose: To compare GPRs and do a conditional Trap.

Description: if (rs < rt) then Trap

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers; if GPR *rs* is less than GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

TI TI

None

Operation:

if (0 || GPR[rs]) < (0 || GPR[rt]) then SignalException(Trap) endif

Exceptions:

Trap if Not Eq					
31 26	25 21	20 16	5 15	6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	code		TNE 1 1 0 1 1 0
6	5	5	10		6

Format:	TNE rs, rt	MIPS II
Purpose:	To compare GPRs	and do a conditional

Description: if $(rs \neq rt)$ then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is not equal to GPR *rt* then take a Trap exception.

Trap.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if GPR[rs] ≠ GPR[rt] then
SignalException(Trap)
endif
```

Exceptions:

TN	EI		Trap if Not Equal Immediate		
31	26	25 21	20 16	15	0
	EGIMM 0 0 0 0 1	rs	TNEI 0 1 1 1 0		immediate
	6	5	5		16

Format:	TNEI rs, immediate	MIPS II
Purpose:	To compare a GPR to a cons	tant and do a conditional Trap.

Description: if (rs \neq immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is not equal to *immediate* then take a Trap exception.

Restrictions:


None

Operation:

if GPR[rs] ≠ sign_extend(immediate) then SignalException(Trap)

endif

Exceptions:



Format: TLBP

Description:


The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set.

The architecture does not specify the operation of memory references associated with the instruction immediately after a TLBP instruction, nor is the operation specified if more than one TLB entry matches.

Operation:

```
T: Index\leftarrow 1 \parallel 0^{31}
for i in 0..TLBEntries–1
if (TLB[i]<sub>167..141</sub> and not (0<sup>15</sup> || TLB[i]<sub>216..205</sub>))
= EntryHi<sub>39..13</sub>) and not (0<sup>15</sup> || TLB[i]<sub>216..205</sub>)) and
(TLB[i]<sub>140</sub> or (TLB[i]<sub>135..128</sub> = EntryHi<sub>7..0</sub>)) then
Index \leftarrow 0^{26} \parallel i_{5..0}
endif
endfor
```

Exceptions:



Format: TLBR

Description:


The *G* bit (which controls ASID matching) read from the TLB is written into both of the *EntryLo0* and *EntryLo1* registers.

The *EntryHi* and *EntryLo* registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB *Index* register. The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.

Operation:

 $\begin{array}{lll} \text{T:} & \text{PageMask} \leftarrow & \text{TLB}[\text{Index}_{5..0}]_{255..192} \\ & \text{EntryHi} \leftarrow & \text{TLB}[\text{Index}_{5..0}]_{191..128} \text{ and not } \text{TLB}[\text{Index}_{5..0}]_{255..192} \\ & \text{EntryLo1} \leftarrow & \text{TLB}[\text{Index}_{5..0}]_{127..65} \parallel & \text{TLB}[\text{Index}_{5..0}]_{140} \\ & \text{EntryLo0} \leftarrow & \text{TLB}[\text{Index}_{5..0}]_{63..1} \parallel & \text{TLB}[\text{Index}_{5..0}]_{140} \end{array}$

Exceptions:



Format:

TLBWI

Description:

The *G* bit of the TLB is written with the logical AND of the *G* bits in the *EntryLo0* and *EntryLo1* registers.

The TLB entry pointed at by the contents of the TLB *Index* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.


Operation:

 $\text{T:} \quad \text{TLB}[\text{Index}_{5..0}] \ \leftarrow$

PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

TLBWR



Format: TLBWR

Description:

The *G* bit of the TLB is written with the logical AND of the *G* bits in the *EntryLo0* and *EntryLo1* registers.

The TLB entry pointed at by the contents of the TLB *Random* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

Operation:

T: $TLB[Random_{5..0}] \leftarrow$

PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

31 26	25	24	65	0
COP0 0 1 0 0 0 0	CO 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		WAIT 0 0 0 0 0
6	1	19		6

Purpose: To stop the internal pipeline and reduce power used by the CPU.

Description:

The WAIT instruction is used to halt the internal pipeline and thus reduce the power consumption of the CPU.

Operation:

T: if SysAD bus is idle then StopPipeline endif

Exceptions:

XOR **Exclusive OR** 21 20 6 5 31 26 25 16 15 11 10 0 00000 SPECIAL 0 0 0 0 0 0 0 XOR 1 0 0 1 1 0 rt rs rd 5 5 6 6 5 5

Format:	XOR rd, rs, rt	MIPS I
Purpose:	To do a bitwise logica	I EXCLUSIVE OR.

Description: $rd \leftarrow rs XOR rt$

Combine the contents of GPR *rs* and GPR *rt* in a bitwise logical exclusive OR operation and place the result into GPR *rd*.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$

Exceptions:

None

Exclusive OR Immediate

XORI

31	26	25 2	1 20 16	6 15 0
XC 0 0 1	DRI 110	rs	rt	immediate
	6	5	5	16

Format:	XORI	rt, rs, immediate	MIPS I
D	- I		

Purpose: To do a bitwise logical EXCLUSIVE OR with a constant.

Description: $rt \leftarrow rs XOR$ immediate

Combine the contents of GPR *rs* and the 16-bit zero-extended *immediate* in a bitwise logical exclusive OR operation and place the result into GPR *rt*.

Restrictions:

None

Operation:

GPR[rt] ← GPR[rs] xor zero_extend(immediate)

Exceptions:

None

A.7 CPU Instruction Formats

A CPU instruction is a single 32-bit aligned word. The major instruction formats are shown in Figure A-10.

I-Type (Immediate).

31	26	25 21	20 16	15 0
	opcode	rs	rt	offset
	6	5	5	16

J-Type (Jump).

31 26	25 0
opcode	instr_index
6	26

R-Type (Register).

31	26	25 21	20 16	15 11	10 6	5 0
	opcode	rs	rt	rd	sa	function
	6	5	5	5	5	6

opcode	6-bit primary operation code
rd	5-bit destination register specifier
rs	5-bit source register specifier
rt	5-bit target (source/destination) register specifier or used to specify functions within the primary opcode value <i>REGIMM</i>
immediate	16-bit signed immediate used for: logical operands, arithmetic signed operands, load/store address byte offsets, PC-relative branch signed instruction displacement
instr_index	26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address.
sa	5-bit shift amount
function	6-bit function field used to specify functions within the primary operation code value <i>SPECIAL</i> .

Figure A-10 CPU Instruction Formats

A.8 CPU Instruction Encoding

This section describes the encoding of user-level, i.e. non-privileged, CPU instructions for the four levels of the MIPS architecture, MIPS I through MIPS IV. Each architecture level includes the instructions in the previous level;[†] MIPS IV includes all instructions in MIPS I, MIPS II, and MIPS III. This section presents eight different views of the instruction encoding.

- Separate encoding tables for each architecture level.
- A MIPS IV encoding table showing the architecture level at which each opcode was originally defined and subsequently modified (if modified).
- Separate encoding tables for each architecture revision showing the changes made during that revision.

A 8.1 Instruction Decode

Instruction field names are printed in **bold** in this section.

The primary **opcode** field is decoded first. Most **opcode** values completely specify an instruction that has an immediate value or offset. **Opcode** values that do not specify an instruction specify an instruction class. Instructions within a class are further specified by values in other fields. The **opcode** values *SPECIAL* and *REGIMM* specify instruction classes. The *COP0*, *COP1*, *COP2*, *COP3*, and *COP1X* instruction classes are not CPU instructions; they are discussed in section A 8.3.

A 8.1.1 SPECIAL Instruction Class

The **opcode**=*SPECIAL* instruction class encodes 3-register computational instructions, jump register, and some special purpose instructions. The class is further decoded by examining the **format** field. The **format** values fully specify the CPU instructions; the *MOVCI* instruction class is not a CPU instruction class.

A 8.1.2 REGIMM Instruction Class

The **opcode**=*REGIMM* instruction class encodes conditional branch and trap immediate instructions. The class is further decode, and the instructions fully specified, by examining the **rt** field.

A 8.2 Instruction Subsets of MIPS III and MIPS IV Processors.

MIPS III processors, such as the R4000, R4200, R4300, R4400, and R4600, have a processor mode in which only the MIPS II instructions are valid. The MIPS II encoding table describes the MIPS II-only mode except that the Coprocessor 3 instructions (COP3, LWC3, SWC3, LDC3, SDC3) are not available and cause a Reserved Instruction exception.

[†] An exception to this rule is that the reserved, but never implemented, Coprocessor 3 instructions were removed or changed to another use starting in MIPS III.

MIPS IV processors, such as the R8000 and R10000, have processor modes in which only the MIPS II or MIPS III instructions are valid. The MIPS II encoding table describes the MIPS II-only mode except that the Coprocessor 3 instructions (COP3, LWC3, SWC3, LDC3, SDC3) are not available and cause a Reserved Instruction exception. The MIPS III encoding table describes the MIPS III-only mode.

A 8.3 Non-CPU Instructions in the Tables

The encoding tables show all values for the field they describe and by doing this they include some entries that are not user-level CPU instructions. The primary opcode table includes coprocessor instruction classes (COP0, COP1, COP2, COP3/COP1X) and coprocessor load/store instructions (LWCx, SWCx, LDCx, SDCx for x=1, 2, or 3). The **opcode**=*SPECIAL* + **function**=*MOVCI* instruction class is an FPU instruction.

A 8.3.1 Coprocessor 0 - COP0

COP0 encodes privileged instructions for Coprocessor 0, the System Control Coprocessor. The definition of the System Control Coprocessor is processor-specific and further information on these instructions are not included in this document.

A 8.3.2 Coprocessor 1 - COP1, COP1X, MOVCI, and CP1 load/store.

Coprocessor 1 is the floating-point unit in the MIPS architecture. *COP1*, *COP1X*, and the (**opcode**=*SPECIAL* + **function**=*MOVCI*) instruction classes encode floating-point instructions. LWC1, SWC1, LDC1, and SDC1 are floating-point loads and stores. The FPU instruction encoding is documented in section B.12.

A 8.3.3 Coprocessor 2 - COP2 and CP2 load/store.

Coprocessor 2 is optional and implementation-specific. No standard processor from MIPS has implemented coprocessor 2, but MIPS' semiconductor licensees may have implemented it in a product based on one of the standard MIPS processors. At this time the standard processors are: R2000, R3000, R4000, R4200, R4300, R4400, R4600, R6000, R8000, and R10000.

A 8.3.4 Coprocessor 3 - COP3 and CP3 load/store.

Coprocessor 3 is optional and implementation-specific in the MIPS I and MIPS II architecture levels. It was removed from MIPS III and later architecture levels. Note that in MIPS IV the *COP3* primary opcode was reused for the *COP1X* instruction class. No standard processor from MIPS has implemented coprocessor 2, but MIPS' semiconductor licensees may have implemented it in a product based on one of the standard MIPS processors. At this time the standard processors are: R2000, R3000, R4000, R4200, R4300, R4400, R4600, R6000, R8000, and R10000.

 Table A-37
 CPU Instruction Encoding - MIPS I Architecture

31 26	0
opcode	

ор	code	bits 2826	.26 Instructions encoded by opcode field.									
ł	oits	0	1	2	3	4	5	6	7			
3129		000	001	010	011	100	101	110	111			
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ			
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI			
2	010	СОР0 δ,π	СОР1 б, т	СОР2 б, л	СОРЗ д,я,к	*	*	*	*			
3	011	*	*	*	*	*	*	*	*			
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*			
5	101	SB	SH	SWL	SW	*	*	SWR	*			
6	110	*	LWC1 π	LWC2 π	LWC3 π,κ	*	*	*	*			
7	111	*	SWC1 π	SWC2 π	SWC3 π,κ	*	*	*	*			

31 26	j	5	0
opcode = SPECIAL		function	

fun	ction	bits 20		Instructions encoded by function field when opcode field = SPECIAL.							
ł	oits	0	1	2	3	4	5	6	7		
5	53	000	001	010	011	100	101	110	111		
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV		
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	*		
2	010	MFHI	MTHI	MFLO	MTLO	*	*	*	*		
3	011	MULT	MULTU	DIV	DIVU	*	*	*	*		
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR		
5	101	*	*	SLT	SLTU	*	*	*	*		
6	110	*	*	*	*	*	*	*	*		
7	111	*	*	*	*	*	*	*	*		

31 26	 20	16	0
opcode = <i>REGIMM</i>		rt	

	rt bits 1816 Instructions encoded by the rt field when opcode field = REGIMM.									
b	oits	0	1	2	3	4	5	6	7	
20	19	000	001	010	011	100	101	110	111	
0	00	BLTZ	BGEZ	t	t	+	t	t	t	
1	01	+	+	t	+	+	t	t	+	
2	10	BLTZAL	BGEZAL	t	+	+	t	t	+	
3	11	+	+	†	†	+	†	†	+	

 Table A-38
 CPU Instruction Encoding - MIPS II Architecture

3	31 26	0
	opcode	

op	code	bits 2826	bits 2826 Instructions encoded by opcode field.									
ŀ	oits	0	1	2	3	4	5	6	7			
31	129	000	001	010	011	100	101	110	111			
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ			
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI			
2	010	СОР0 δ,π	СОР1 б, т	СОР2 б, л	СОРЗ д,я,к	BEQL	BNEL	BLEZL	BGTZL			
3	011	*	*	*	*	*	*	*	*			
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*			
5	101	SB	SH	SWL	SW	*	*	SWR	ρ			
6	110	LL	LWC1 π	LWC2 π	LWC3 π,κ	*	LDC1 π	LDC2 π	LDC3 π,κ			
7	111	SC	SWC1 π	SWC2 π	SWC3 π,κ	*	SDC1 π	SDC2 π	SDC3 π,κ			

31 26	5	0
opcode = SPECIAL	function	

function bits 20 Instructions encoded by function field when opcode field = SPECIA									ECIAL.
Ŀ	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC
2	010	MFHI	MTHI	MFLO	MTLO	*	*	*	*
3	011	MULT	MULTU	DIV	DIVU	*	*	*	*
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	*	*	*	*
6	110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	111	*	*	*	*	*	*	*	*

31	26	20	16	0
opcod = <i>REGIN</i>			rt	

	rt	bits 1816 Instructions encoded by the rt field when opcode field = REGIMM.								
bits		0	1	2	3	4	5	6	7	
2019		000	001	010	011	100	101	110	111	
0	00	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*	
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*	
2	10	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*	
3	11	*	*	*	*	*	*	*	*	

 Table A-39
 CPU Instruction Encoding - MIPS III Architecture

31 26	0
opcode	

op	code	bits 2826	bits 2826 Instructions encoded by opcode field.									
ł	oits	0	1	2	3	4	5	6	7			
31	29	000	001	010	011	100	101	110	111			
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ			
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI			
2	010	СОР0 δ,π	СОР1 б, т	СОР2 δ,π	*	BEQL	BNEL	BLEZL	BGTZL			
3	011	DADDI	DADDIU	LDL	LDR	*	*	*	*			
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	LWU			
5	101	SB	SH	SWL	SW	SDL	SDR	SWR	ρ			
6	110	LL	LWC1 π	LWC2 π	*	LLD	LDC1 π	LDC2 π	LD			
7	111	SC	SWC1 π	SWC2 π	*	SCD	SDC1 π	SDC2 π	SD			

31 26	5	0
opcode = SPECIAL	function	

fun	ction	bits 20 Instructions encoded by function field when opcode field = SPECIAL.									
b	oits	0	1	2	3	4	5	6	7		
5	53	000	001	010	011	100	101	110	111		
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV		
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC		
2	010	MFHI	MTHI	MFLO	MTLO	DSLLV	*	DSRLV	DSRAV		
3	011	MULT	MULTU	DIV	DIVU	DMULT	DMULTU	DDIV	DDIVU		
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR		
5	101	*	*	SLT	SLTU	DADD	DADDU	DSUB	DSUBU		
6	110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*		
7	111	DSLL	*	DSRL	DSRA	DSLL32	*	DSRL32	DSRA32		

31 26		20	16	0
opcode = <i>REGIMM</i>	-		rt	

	rt	bits 1816 Instructions encoded by the rt field when opcode field = REGIMM.									
Ŀ	oits	0	1	2	3	4	5	6	7		
20)19	000	001	010	011	100	101	110	111		
0	00	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*		
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*		
2	10	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*		
3	11	*	*	*	*	*	*	*	*		

 Table A-40
 CPU Instruction Encoding - MIPS IV Architecture

-	31 20	6_	0
	opcode		

op	code	bits 2826		Instructions	encoded by a	opcode field.			
Ŀ	oits	0	1	2	3	4	5	6	7
31	129	000	001	010	011	100	101	110	111
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	СОР0 δ,π	СОР1 б, т	СОР2 б, т	COP1X δ,π	BEQL	BNEL	BLEZL	BGTZL
3	011	DADDI	DADDIU	LDL	LDR		*	*	*
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	LWU
5	101	SB	SH	SWL	SW	SDL	SDR	SWR	ρ
6	110	LL	LWC1 π	LWC2 π	PREF	LLD	LDC1 π	LDC2 π	LD
7	111	SC	SWC1 π	SWC2 π	*	SCD	SDC1 π	SDC2 π	SD

31 26	5	0
opcode = SPECIAL	function	

fun	ction	bits 20		Instructions	encoded by	function field	l when opcoo	le field = SPH	ECIAL.
Ŀ	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000	SLL	ΜΟVCΙ δ,μ	SRL	SRA	SLLV	*	SRLV	SRAV
1	001	JR	JALR	MOVZ	MOVN	SYSCALL	BREAK	*	SYNC
2	010	MFHI	MTHI	MFLO	MTLO	DSLLV	*	DSRLV	DSRAV
3	011	MULT	MULTU	DIV	DIVU	DMULT	DMULTU	DDIV	DDIVU
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	DADD	DADDU	DSUB	DSUBU
6	110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	111	DSLL	*	DSRL	DSRA	DSLL32	*	DSRL32	DSRA32

31	26	20	16	0
opco = <i>REGI</i>			rt	

	rt	bits 1816		Instructions	encoded by t	he rt field w	hen opcode fi	eld = REGIN	IM.
b	oits	0	1	2	3	4	5	6	7
2019		000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	10	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	11	*	*	*	*	*	*	*	*

 Table A-41
 Architecture Level in Which CPU Instructions are Defined or Extended.

The architecture level in which each MIPS IVencoding was defined is indicated by a subscript 1, 2, 3, or 4 (for architecture level I, II, III, or IV). If an instruction or instruction class was later extended, the extending level is indicated after the defining level.

			31 ор	26 Decode					0
ор	code	bits 2826		Instructions	encoded by a	opcode field.			
ł	oits	0	1	2	3	4	5	6	7
31	29	000	001	010	011	100	101	110	111
0	000	SPECIAL ₁₋₄	REGIMM	J ₁	JAL ₁	BEQ ₁	BNE ₁	BLEZ ₁	BGTZ ₁
			1,2						
1	001	ADDI 1	ADDIU ₁	SLTI 1	SLTIU 1	ANDI 1	ORI 1	XORI 1	LUI ₁
2	010	COP0 1	COP1 1,2,3,4	COP2 ₁	$COP1X_4$	BEQL ₂	BNEL ₂	BLEZL ₂	BGTZL ₂
3	011	DADDI 3	DADDIU ₃	LDL 3	LDR ₃	* 1	*1	* 1	*1
4	100	LB ₁	LH ₁	LWL 1	LW ₁	LBU ₁	LHU ₁	LWR ₁	LWU 3
5	101	SB ₁	SH ₁	SWL ₁	SW 1	SDL 3	SDR 3	SWR ₁	ρ2
6	110	LL ₂	LWC1 ₁	LWC2 ₁	PREF ₄	LLD 3	LDC1 ₂	LDC2 ₂	LD ₃
7	111	SC 2	SWC1 ₁	SWC2 ₁	* 3	SCD 3	SDC1 ₂	SDC2 ₂	SD ₃

31 26	5	0
opcode = SPECIAL	func	tion

fun	ction	bits 20		Instructions	encoded by	function field	l when opcoo	le field = SPE	ECIAL.
b	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000	SLL ₁	MOVCI ₄	SRL ₁	SRA ₁	SLLV ₁	*1	SRLV ₁	SRAV ₁
1	001	JR ₁	JALR ₁	MOVZ ₄	MOVN ₄	SYSCALL ₁	BREAK 1	* 1	SYNC ₂
2	010	MFHI ₁	MTHI ₁	MFLO ₁	MTLO ₁	DSLLV ₃	*1	DSRLV ₃	DSRAV 3
3	011	MULT ₁	MULTU ₁	DIV ₁	DIVU ₁	DMULT ₃	DMULTU ₃	DDIV ₃	DDIVU ₃
4	100	ADD ₁	ADDU 1	SUB ₁	SUBU 1	AND ₁	OR ₁	XOR ₁	NOR 1
5	101	* 1	*1	SLT 1	SLTU 1	DADD ₃	DADDU ₃	DSUB ₃	DSUBU 3
6	110	TGE 2	TGEU ₂	TLT ₂	TLTU 2	TEQ ₂	*1	TNE 2	* 1
7	111	DSLL 3	* 1	DSRL 3	DSRA ₃	DSLL32 3	*1	DSRL32 ₃	DSRA32 ₃

31 26	20 16	0
opcode = <i>REGIMM</i>	rt	

	rt	bits 1816		Instructions	encoded by t	he rt field w	hen opcode fi	ield = REGIN	1M.
bits 2019		0	1	2	3	4	5	6	7
		000	001	010	011	100	101	110	111
0	00	BLTZ ₁	BGEZ ₁	BLTZL ₂	BGEZL ₂	* 1	* 1	* 1	*1
1	01	TGEI 2	TGEIU ₂	TLTI 2	TLTIU ₂	TEQI ₂	*1	TNEI 2	*1
2	10	BLTZAL ₁	BGEZAL ₁	BLTZALL ₂	BGEZALL ₂	* 1	*1	* 1	* 1
3	11	* 1	* 1	* 1	*1	* 1	* 1	* 1	* 1

 Table A-42
 CPU Instruction Encoding Changes - MIPS II Revision.

31 26	0
opcode	

An instruction encoding is shown if the instruction is added in this revision.

op	code	bits 2826	its 2826 Instructions encoded by opcode field.									
b	oits	0	1	2	3	4	5	6	7			
31	29	000	001	010	011	100	101	110	111			
0	000											
1	001											
2	010					BEQL	BNEL	BLEZL	BGTZL			
3	011											
4	100											
5	101								ρ			
6	110	LL					LDC1 π	LDC2 π	LDC3 π			
7	111	SC					SDC1 π	SDC2 π	SDC3 π			

31 26	6	5	0
opcode = <i>SPECIAL</i>		functio	n

function		bits 20 Instructions encoded by function field when opcode field = SPECIAL.								
bits		0	1	2	3	4	5	6	7	
53		000	001	010	011	100	101	110	111	
0	000									
1	001								SYNC	
2	010									
3	011									
4	100									
5	101									
6	110	TGE	TGEU	TLT	TLTU	TEQ		TNE		
7	111									

31 26	 20	16	0
opcode = <i>REGIMM</i>	rt		

rt		bits 1816	Instructions encoded by the rt field when opcode field = REGIMM.								
bits		0	1	2	3	4	5	6	7		
2019		000	001	010	011	100	101	110	111		
0	00			BLTZL	BGEZL						
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI		TNEI			
2	10			BLTZALL	BGEZALL						
3	11										

 Table A-43
 CPU Instruction Encoding Changes - MIPS III Revision.

31 26	0
opcode	

An instruction encoding is shown if the instruction is added or modified in this revision.

op	code	bits 2826		Instruction	s encoded by o	pcode field.			
ŀ	oits	0	1	2	3	4	5	6	7
31	129	000	001	010	011	100	101	110	111
0	000								
1	001								
2	010				*				
					(was COP3)				
3	011	DADDI	DADDIU	LDL	LDR				
4	100								LWU
5	101					SDL	SDR		
6	110				*	LLD			LD
					(was LWC3)				(was LDC3)
7	111				*	SCD			SD
					(was SWC3)				(was SDC3)



fun	ction	bits 20		Instructions	encoded by f	unction field	l when opcoo	le field = SP	ECIAL.
Ŀ	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000								
1	001								
2	010					DSLLV		DSRLV	DSRAV
3	011					DMULT	DMULTU	DDIV	DDIVU
4	100								
5	101					DADD	DADDU	DSUB	DSUBU
6	110								
7	111	DSLL		DSRL	DSRA	DSLL32		DSRL32	DSRA32

			31	26	_	20 1	6		0
			= R	ocode EGIMM		rt			
	rt	bits 1816		Instructions	encoded by	y the rt field	d when opcode	field = REGI	мM.
b	its	0	1	2	3	4	5	6	7
20	19	000	001	010	011	100	101	110	111
0	00								
1	01								
2	10								
3	11								

Table A-44 CPU Instruction Encoding Changes - MIPS IV Revision.




An instruction encoding is shown if the instruction is added or modified in this revision.

op	code	bits 2826		Instruction	s encoded by c	pcode field			
b	its	0	1	2	3	4	5	6	7
31	29	000	001	010	011	100	101	110	111
0	000								
1	001								
2	010				<i>COP1X</i> δ,π				
3	011								
4	100								
5	101								
6	110				PREF				
7	111								



fur	nction	bits 20		Instructions encoded by function field when opcode field = SPECIAL.					
ł	oits	0	1	2	3	4	5	6	7
Ę	53	000	001	010	011	100	101	110	111
0	000		ΜΟΥCΙ δ,μ						
1	001			MOVZ	MOVN				
2	010								
3	011								
4	100								
5	101								
6	110								
7	111								



rt	bits 1816		Instructions	encoded by	the rt field w	hen opcode fi	ield = REGIN	1M.
bits	0	1	2	3	4	5	6	7
2019	000	001	010	011	100	101	110	111
0 00								
1 01								
2 10								
3 11								

Key to notes in CPU instruction encoding tables:

- * This opcode is reserved for future use. An attempt to execute it causes a Reserved Instruction exception.
- † This opcode is reserved for future use. An attempt to execute it produces an undefined result. The result may be a Reserved Instruction exception but this is not guaranteed.
- $\delta \quad (also \textit{ italic } opcode name) \ This opcode indicates an instruction class. The instruction word must be further decoded by examing additional tables that show values for another instruction field.$
- π This opcode is a coprocessor operation, not a CPU operation. If the processor state does not allow access to the specified coprocessor, the instruction causes a Coprocessor Unusable exception. It is included in the table because it uses a primary opcode in the instruction encoding map.
- κ This opcode is removed in a later revision of the architecture. If a MIPS III or MIPS IV processor is operated in MIPS II-only mode this opcode will cause a Reserved Instruction exception.
- μ This opcode indicates a class of coprocessor 1 instructions. If the processor state does not allow access to coprocessor 1, the opcode causes a Coprocessor Unusable exception. It is included in the table because the encoding uses a location in what is otherwise a CPU instruction encoding map. Further encoding information for this instruction class is in the FPU Instruction Encoding tables.
- $\rho \ \ \, This opcode is reserved for Coprocessor 0 (System Control Coprocessor) instructions that require base+offset addressing. If the instruction is used for COP0 in an implementation, an attempt to execute it without Coprocessor 0 access privilege will cause a Coprocessor Unusable exception. If the instruction is not used in an implementation, it will cause a Reserved Instruction exception.$



FPU Instruction Set

FPU Instruction Set Details

This appendix documents the instructions for the floating-point unit (FPU) in MIPS processors. It contains some descriptive material at the beginning, a detailed description for each instruction in alphabetic order, and an instruction opcode encoding table at the end of the section.

The descriptive material describes the FPU instruction categories, the instruction encoding formats, the valid operands for FPU computational instructions, compare and condition values, FPU use of the coprocessor registers, and a description of the notation used for the detailed instruction description.

This section does not describe the operation of floating-point arithmetic, the exception conditions within FP arithmetic, the exception mechanism of the FPU, or the handling of these FP exceptions.

FPU Instructions

The floating-point unit (FPU) is implemented as Coprocessor unit 1 (CP1) within the MIPS architecture. A floating-point instruction needs access to coprocessor 1 to execute; if CP1 is not enabled, an FP instruction will cause a Coprocessor Unusable exception. The FPU has a load/ store architecture. All computations are done on data held in registers, and data is transferred between registers and the rest of the system with dedicated load, store, and move instructions.

The FPU instructions fall into the following categories:

- Data Transfer
- Arithmetic
- Conversion
- Formatted Operand Value Move
- Conditional Branch
- Miscellaneous

Data Transfer Instructions

The FPU has two separate register sets: coprocessor general registers and coprocessor control registers. The FPU has a load/store architecture; all computations are done on data held in coprocessor general registers. The control registers are used to control FPU operation. Data is transferred between registers and the rest of the system with dedicated load, store, and move instructions. The transferred data is treated as unformatted binary data; no format conversions are performed and, therefore, no IEEE floating-point exceptions can occur.

The supported transfer operations are:

- FPU general reg \leftrightarrow memory (word/doubleword load/store)
- FPU general reg ↔ CPU general reg (word/doubleword move)
- FPU control reg \leftrightarrow CPU general reg (word move)

All coprocessor loads and stores operate on naturally-aligned data items. An attempt to load or store to an address that is not naturally aligned for the data item will cause an Address Error exception. Regardless of byte-numbering order (endianness), the address of a word or doubleword is the smallest byte address among the bytes in the object. For a big-endian machine this is the most-significant byte; for a littleendian machine this is the least-significant byte.

The FPU has loads and stores using the usual register+offset addressing. In MIPS IV, for the FPU only, there are also load and store instructions using register+register addressing.

MIPS I specifies that loads are delayed by one instruction and that proper execution must be insured by observing an instruction scheduling restriction. The instruction immediately following a load into an FPU register Fn must not use Fn as a source register. The time between the load instruction and the time the data is available is the "load delay slot". If no useful instruction can be put into the load delay slot, then a null operation (NOP) must be inserted.

In MIPS II, this instruction scheduling restriction is removed. Programs will execute correctly when the loaded data is used by the instruction following the load, but this may require extra real cycles. Most processors cannot actually load data quickly enough for immediate use and the processor will be forced to wait until the data is available. Scheduling load delay slots is desirable for performance reasons even when it is not necessary for correctness.

Mnemonic	Description	Defined in
LWC1	Load Word to Floating-Point	Ι
SWC1	Store Word to Floating-Point	Ι
LDC1	Load Doubleword to Floating-Point	III
SDC1	Store Doubleword to Floating-Point	III

Table B.1 FPU Loads and Stores Using Register + Offset Address Mode

Mnemonic	Description	Defined in
LWXC1	Load Word Indexed to Floating-Point	IV
SWXC1	Store Word Indexed to Floating-Point	IV
LDXC1	Load Doubleword Indexed to Floating-Point	IV
SDXC1	Store Doubleword Indexed to Floating-Point	IV

 Table B.2 FPU Loads and Stores Using Register + Register Address Mode

Mnemonic	Description	Defined in
MTC1	Move Word To Floating-Point	Ι
MFC1	Move Word From Floating-Point	Ι
DMTC1	Doubleword Move To Floating-Point	III
DMFC1	Doubleword Move From Floating-Point	III
CTC1	Move Control Word To Floating-Point	Ι
CFC1	Move Control Word From Floating-Point	Ι

 Table B.3 FPU Move To/From Instructions

Arithmetic Instructions

The arithmetic instructions operate on formatted data values. The result of most floating-point arithmetic operations meets the IEEE standard specification for accuracy; a result which is identical to an infiniteprecision result rounded to the specified format, using the current rounding mode. The rounded result differs from the exact result by less than one unit in the least-significant place (ulp).

Mnemonic	Description	Defined in
ADD.fmt	Floating-Point Add	Ι
SUB.fmt	Floating-Point Subtract	Ι
MUL.fmt	Floating-Point Multiply	Ι
DIV.fmt	Floating-Point Divide	Ι
ABS.fmt	Floating-Point Absolute Value	Ι
NEG.fmt	Floating-Point Negate	Ι
SQRT.fmt	Floating-Point Square Root	II
C.cond.fmt	Floating-Point Compare	Ι

 Table B.4 FPU IEEE Arithmetic Operations

Two operations, Reciprocal Approximation (RECIP) and Reciprocal Square Root Approximation (RSQRT), may be less accurate than the IEEE specification. The result of RECIP differs from the exact reciprocal by no more than one ulp. The result of RSQRT differs by no more than two ulp. Within these error limits, the result of these instructions is implementation specific.

Mnemonic	Description	Defined in
RECIP.fmt	Floating-Point Reciprocal Approximation	IV
RSQRT.fmt	Floating-Point Reciprocal Square Root Approximation	IV

Table B.5 FPU Approximate Arithmetic Operations

There are four compound-operation instructions that perform variations of multiply-accumulate: multiply two operands and accumulate to a third operand to produce a result. The accuracy of the result depends which of two alternative arithmetic models is used for the computation. The unrounded model is more accurate than a pair of IEEE operations and the rounded model meets the IEEE specification.

Mnemonic	Description	Defined in
MADD.fmt	Floating-Point Multiply Add	IV
MSUB.fmt	Floating-Point Multiply Subtract	IV
NMADD.fmt	Floating-Point Negative Multiply Add	IV
NMSUB.fmt	Floating-Point Negative Multiply Subtract	IV

Table B.6 FPU Multiply-Accumulate Arithmetic Operations

The R5000 uses the rounded model which meets the specification.

Rounded or non-fused

- The product is rounded according to the current rounding mode prior to the accumulation. This model meets the IEEE accuracy specification; the result is numerically identical to the equivalent computation using multiply, add, subtract, and negate instructions.

- Unrounded or fused (R8000 implementation)
 - The product is not rounded and all bits take part in the accumulation. This model does not match the IEEE accuracy requirements; the result is more accurate than the equivalent computation using IEEE multiply, add, subtract, and negate instructions.

Conversion Instructions

There are instructions to perform conversions among the floating-point and fixed-point data types. Each instruction converts values from a number of operand formats to a particular result format. Some convert instructions use the rounding mode specified in the Floating Control and Status Register (FCSR), others specify the rounding mode directly.

Mnemonic	Description	Defined in
CVT.S.fmt	Floating-Point Convert to Single Floating-Point	Ι
CVT.D.fmt	Floating-Point Convert to Double Floating-Point	Ι
CVT.W.fmt	Floating-Point Convert to Word Fixed-Point	Ι
CVT.L.fmt	Floating-Point Convert to Long Fixed-Point	Ι

Mnemonic	Description	Defined in
ROUND.W.fmt	Floating-Point Round to Word Fixed-Point	II
ROUND.L.fmt	Floating-Point Round to Long Fixed-Point	III
TRUNC.W.fmt	Floating-Point Truncate to Word Fixed-Point	II
TRUNC.L.fmt	Floating-Point Truncate to Long Fixed-Point	III
CEIL.W.fmt	Floating-Point Ceiling to Word Fixed-Point	II
CEIL.L.fmt	Floating-Point Ceiling to Long Fixed-Point	III
FLOOR.W.fmt	Floating-Point Floor to Word Fixed-Point	II
FLOOR.L.fmt	Floating-Point Floor to Long Fixed-Point	III

 Table B.8 FPU Conversion Operations Using a Directed Rounding Mode

Formatted Operand Value Move Instructions

These instructions all move formatted operand values among FPU general registers. A particular operand type must be moved by the instruction that handles that type. There are three kinds of move instructions:

- Unconditional move
- Conditional move that tests an FPU condition code
- Conditional move that tests a CPU general register value against zero

The conditional move instructions operate in a way that may be unexpected. They always force the value in the destination register to become a value of the format specified in the instruction. If the destination register does not contain an operand of the specified format, before the conditional move is executed, the contents become undefined.

Mnemonic	Description	Defined in
MOV.fmt	Floating-Point Move	Ι

 Table B.9 FPU Formatted Operand Move Instructions

Mnemonic	Description	Defined in
MOVT.fmt	Floating-Point Move Conditional on FP True	IV
MOVF.fmt	Floating-Point Move Conditional on FP False	IV

 Table B.10
 FPU Conditional Move on True/False Instructions

Mnemonic	Description	Defined in
MOVZ.fmt	Floating-Point Move Conditional on Zero	IV
MOVN.fmt	Floating-Point Move Conditional on Nonzero	IV

Table B.11 FPU Conditional Move on Zero/Nonzero Instructions

Conditional Branch Instructions

The FPU has PC-relative conditional branch instructions that test condition codes set by FPU compare instructions (C.cond.fmt).

All branches have an architectural delay of one instruction. When a branch is taken, the instruction immediately following the branch instruction, in the branch delay slot, is executed before the branch to the target instruction takes place. Conditional branches come in two versions that treat the instruction in the delay slot differently when the branch is not taken and execution falls through. The "branch" instructions execute the instruction in the delay slot, but the "branch likely" instructions do not (they are said to nullify it).

MIPS I defines a single condition code which is implicit in the compare and branch instructions. MIPS IV defines seven additional condition codes and includes the condition code number in the compare and branch instructions. The MIPS IV extension keeps the original condition bit as condition code zero and the extended encoding is compatible with the MIPS I encoding.

Mnemonic	Description	Defined in
BC1T	Branch on FP True	Ι
BC1F	Branch on FP False	Ι
BC1TL	Branch on FP True Likely	II
BC1FL	Branch on FP False Likely	II

 Table B.12 FPU Conditional Branch Instructions

Miscellaneous Instructions

CPU Conditional Move

There are instructions to conditionally move one CPU general register to another based on an FPU condition code as shown in Table B.13.

Mnemonic	Description	Defined in
MOVZ	Move Conditional on FP True	IV
MOVN	Move Conditional on FP False	IV

 Table B.13 CPU Conditional Move on FPU True/False Instructions

Valid Operands for FP Instructions

The floating-point unit arithmetic, conversion, and operand move instructions operate on formatted values with different precision and range limits and produce formatted values for results. Each representable value in each format has a binary encoding that is read from or stored to memory. The *fmt* or *fmt3* field of the instruction encodes the operand format required for the instruction. A conversion instruction specifies the result type in the *function* field; the result of other operations is the same format as the operands. The encoding of the *fmt* and *fmt3* fields is shown in Table B.14.

Grant	fmt3	Instruction	Size	e	data truna
fmt	ттэ	Mnemonic	name	bits	data type
0-15	-	Reserved			
16	0	S	single	32	floating-point
17	1	D	double	64	floating-point
18-19	2-3	Reserved			
20	4	W	word	32	fixed-point
21	5	L	long	64	fixed-point
22-31	6-7	Reserved			

Table B.14 FPU Operand Format Field (fmt, fmt3) Decoding

Each type of arithmetic or conversion instruction is valid for operands of selected formats. A summary of the computational and operand move instructions and the formats valid for each of them is listed in Table B.15. Implementations must support combinations that are valid either directly in hardware or through emulation in an exception handler.

The result of an instruction using operand formats marked "U" is not currently specified by this architecture and will cause an exception. They are available for future extensions to the architecture. The exact exception mechanism used is processor specific. Most implementations report this as an Unimplemented Operation for a Floating Point exception. Other implementations report these combinations as Reserved Instruction exceptions.

				operand fmt				
		float		fiz	ked			
Mnemonic	Operation	S	D	W	L			
ABS	Absolute value	•	٠	U	U			
ADD	Add	•	٠	U	U			
C.cond	Floating-point compare	•	٠	U	U			
CEIL.L	Convert to word/longword fixed-point, round toward $+\infty$							
CEIL.W		•	•	U	U			
CVT.D	Convert to double floating-point	•	U	•	٠			
CVT.L	Convert to longword fixed-point	•	•	U	U			
CVT.S	Convert to single floating-point	U	•	•	•			
CVT.W	Convert to 32-bit fixed-point	•	•	U	U			
DIV	Divide	•	٠	U	U			
FLOOR.L	Convert to word/longword fixed-point, round toward $-\infty$	•	٠	U	U			
FLOOR.W								
MOV	Move Register	•	٠	U	U			

Table B.15 Valid Formats for FPU Operations (Page 1 of 2)

				operand fmt			
		float		fix	æd		
Mnemonic	Operation	S	D	W	L		
MOVF	FP Move Conditional on condition	•	•	U	U		
MOVT							
MOVN	FP Move Conditional on GPR ≠ zero	•	٠	U	U		
MOVZ	FP Move Conditional on GPR = zero	•	٠	U	U		
NEG	Negate	•	٠	U	U		
RECIP	Reciprocal approximation	•	٠	U	U		
ROUND.L	Convert to word/longword fixed-point,round to nearest/			U	U		
ROUND.W	even		•	U	U		
RSQRT	Reciprocal square root approximation	•	•	U	U		
SQRT	Square root	•	٠	U	U		
SUB	Subtract	•	٠	U	U		
TRUNC.L	Convert to word /longword fixed point, round toward zone			U	U		
TRUNC.W	Convert to word/longword fixed-point, round toward zero	•	•	U	U		
Key:	• - Valid. U - Causes unimplemented exception traps.						

Table B.15 Valid Formats for FPU Operations (Page 2 of 2)

Description of an Instruction

For the FPU instruction detail documentation, all variable subfields in an instruction format (such as *fs, ft, immediate*, and so on) are shown in lower-case. The instruction name (such as ADD, SUB, and so on) is shown in upper-case.

For clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

In some instructions, the instruction subfields *op* and *function* can have constant 6-bit values. When reference is made to these instructions, upper-case mnemonics are used. For instance, in the floating-point ADD instruction we use op = COP1 and *function* = ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper and lower case characters. Bit encodings for mnemonics are shown at the end of this section, and are also included with each individual instruction.

Operation Notation Conventions and Functions

The instruction description includes an *Operation* section that describes the operation of the instruction in a pseudocode. The pseudocode and terms used in the description are described in "Operation Section Notation and Functions" on page 15 of Appendix A.

Individual FPU Instruction Descriptions

The FP instructions are described in alphabetic order. For a description of the information in each instruction, see "Instruction Descriptions" on page 13 of Appendix A.

MIPS I

31	26	25	21	20	16	15	1	1	10	6	5	0
COP 0 1 0 0		fmt		0 0	0 0 0 0		fs		f	d	AI 0 0 0	BS 1 0 1
6		5			5		5		:	5		6

Format:	ABS.S fd, fs
	ABS.D fd, fs

Purpose: To compute the absolute value of an FP value.

Description: fd ← absolute(fs)

The absolute value of the value in FPR *fs* is placed in FPR *fd*. The operand and result are values in format *fmt*.

This operation is arithmetic; a NaN operand signals invalid operation.

Restrictions:

ABS.fmt

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation Invalid Operation

ADD.fmt Floating-Point Add 65 31 26 25 21 20 11 10 0 16 15 COP1 fmt ft fs fd ADD 010001 000000 5 5 5 5 6 6 **MIPS I** Format: ADD.S fd, fs, ft ADD.D fd, fs, ft **Purpose:** To add FP values.

Description: $fd \leftarrow fs + ft$

The value in FPR *ft* is added to the value in FPR *fs*. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR *fd*. The operands and result are values in format *fmt*.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) + ValueFPR(ft, fmt))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation Invalid Operation Inexact Overflow Underflow

31 26	25 21	20 18	17	16	15	0
COP1 0 1 0 0 0 1	BC 01000	сс	nd 0		offset	
6	5	3	1	1	16	
Format:	BC1F offset BC1F cc, of				(cc = 0 implied)	MIPS I MIPS IV

Purpose: To test an FP condition code and do a PC-relative conditional branch.

Description: if (cc = 0) then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit cc is false (0), branch to the effective target address after the instruction in the delay slot is executed

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP Control and Status register. MIPS I, II, and III architectures must have the cc field set to 0, which is implied by the first format in the Format section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

Restrictions:

MIPS I, II, III: There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None.

Operation:

MIPS I, II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

MIPS I

MIPS II and MIPS III:

```
I-1: condition \leftarrow COC[1] = tf
```

- I: target_offset (offset₁₅)^{GPRLEN-(16+2)} || offset || 0^2
- I+1: if condition then

```
PC ← PC + target
else if nd then
NullifyCurrentInstruction()
```

endif

MIPS IV:

```
 \begin{array}{ll} I: & \mbox{condition} \leftarrow \mbox{FCC[cc]} = \mbox{tf} \\ & \mbox{target\_offset} \leftarrow (\mbox{offset}_{15})^{\mbox{GPRLEN-(16+2)}} \mid\mid \mbox{offset} \mid\mid 0^2 \\ I+1: \mbox{ if condition then} \\ & \mbox{PC} \leftarrow \mbox{PC} + \mbox{target} \\ & \mbox{else if nd then} \\ & \mbox{NullifyCurrentInstruction()} \\ & \mbox{endif} \end{array}
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

BC1FL

31	26 25	21 20 1	8 17	16	15	0
COP1 0 1 0 0 0 ⁷	BC 0 1 0 0 0	сс	nd 1	tf 0	offset	
6	5	3	1	1	16	
Format:	BC1FL of BC1FL co				(cc = 0 implied)	MIPS II MIPS IV
Purpose:					de and do a PC-relative c / if the branch is taken.	onditional branch;

Description: if (cc = 0) then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit *cc* is false (0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

Restrictions:

MIPS II, III: There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None.

Operation:

MIPS II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

MIPS II and MIPS III:

- I-1: condition $\leftarrow COC[1] = tf$
- I: target_offset← (offset₁₅)^{GPRLEN-(16+2)} || offset || 0²

I+1: if condition then

PC ← PC + target else if nd then NullifyCurrentInstruction() endif

MIPS IV:

```
 \begin{array}{ll} I: & \mbox{condition} \leftarrow \mbox{FCC[cc]} = tf \\ & \mbox{target\_offset} \leftarrow (\mbox{offset}_{15})^{\mbox{GPRLEN-(16+2)}} \mid\mid \mbox{offset} \mid\mid 0^2 \\ I+1: \mbox{ if condition then} \\ & \mbox{PC} \leftarrow \mbox{PC} + \mbox{target} \\ & \mbox{else if nd then} \\ & \mbox{NullifyCurrentInstruction()} \\ & \mbox{endif} \end{array}
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

BC1T

31 26	25 21	20 18	5 17 ⁻	16	15	0
COP1 0 1 0 0 0 1	BC 01000	сс	nd 0	tf 1	offset	
6	5	3	1	1	16	
	BC1T offset BC1T cc, of			((cc = 0 implied)	MIPS I MIPS IV

Purpose: To test an FP condition code and do a PC-relative conditional branch.

Description: if (cc = 1) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit *cc* is true (1), branch to the effective target address after the instruction in the delay slot is executed

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

Restrictions:

MIPS I, II, III: There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None

Operation:

MIPS I, II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

MIPS I

```
 \begin{array}{ll} \text{I-1: condition} \leftarrow \text{COC[1]} = \text{tf} \\ \text{I: } & \text{target} \leftarrow (\text{offset}_{15})^{\text{GPRLEN-(16+2)}} \parallel \text{offset} \parallel 0^2 \\ \text{I+1: if condition then} \\ & \text{PC} \leftarrow \text{PC} + \text{target} \\ & \text{endif} \end{array}
```

MIPS II and MIPS III:

```
 \begin{array}{ll} \text{I-1: condition} \leftarrow \text{COC}[1] = \text{tf} \\ \text{I: } & \text{target} \leftarrow (\text{offset}_{15})^{\text{GPRLEN-}(16+2)} \mid\mid \text{offset} \mid\mid 0^2 \\ \text{I+1: if condition then} \\ & \text{PC} \leftarrow \text{PC} + \text{target} \\ & \text{else if nd then} \\ & \text{NullifyCurrentInstruction()} \\ & \text{endif} \end{array}
```

MIPS IV:

```
 \begin{array}{ll} \text{I:} & \text{condition} \leftarrow \text{FCC[cc]} = \text{tf} \\ & \text{target} \leftarrow (\text{offset}_{15})^{\text{GPRLEN-(16+2)}} \mid\mid \text{offset} \mid\mid 0^2 \\ \text{I+1: if condition then} \\ & \text{PC} \leftarrow \text{PC} + \text{target} \\ & \text{else if nd then} \\ & \text{NullifyCurrentInstruction()} \\ & \text{endif} \end{array}
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

BC1TL

31 26	6 25 21	20 18	17	16	15	0
COP1 0 1 0 0 0 1	BC 01000	сс	nd 1	tf 1	offset	
6	5	3	1	1	16	
Format:	BC1TL offs BC1TL cc, o	offset			(cc = 0 implied)	MIPS II MIPS IV
Purpose:					de and do a PC-relative cond / if the branch is taken.	itional branch;

Description: if (cc = 1) then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit *cc* is true (1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

Restrictions:

MIPS II, III: There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None.

Operation:

MIPS II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
MIPS II and MIPS III:
```

MIPS IV:

 $\begin{array}{ll} I: & \mbox{condition} \leftarrow \mbox{FCC[cc]} = tf \\ & \mbox{target} \leftarrow (\mbox{offset}_{15})^{\mbox{GPRLEN-(16+2)}} \mid\mid \mbox{offset} \mid\mid 0^2 \\ I+1: \mbox{ if condition then} \\ & \mbox{PC} \leftarrow \mbox{PC} + \mbox{target} \\ & \mbox{else if nd then} \\ & \mbox{NullifyCurrentInstruction()} \\ & \mbox{endif} \end{array}$

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

C.cond.fmt

Floating-Point Compare

31	26	25	21	20	16	15	11	10	8	76	54	3 0
COP 0 1 0 0		fmt		ft		fs		сс	;	0 0 0	FC 1 1	cond
6		5		5		5		3		2	2	4
Format:		C.cond.S		fs, ft		(cc =		• •]	MIPS I
		C.cond.D C.cond.S C.cond.D		fs, ft cc, fs, ft cc, fs, ft		(CC =	U IM	piiea))		N	AIPS IV
Purpose:		To compa	are I	FP values	and	record th	ie Bo	olear	ı re	sult ir	n a con	dition coc

Description: $cc \leftarrow fs$ compare cond ft

The value in FPR *fs* is compared to the value in FPR *ft*; the values are in format *fmt*. The comparison is exact and neither overflows nor underflows. If the comparison specified by $cond_{2..1}$ is true for the operand values, then the result is true, otherwise it is false. If no exception is taken, the result is written into condition code *cc*; true is 1 and false is 0.

If $cond_3$ is set and at least one of the values is a NaN, an Invalid Operation condition is raised; the result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written and an Invalid Operation exception is taken immediately. Otherwise, the Boolean result is written into condition code *cc*.
- Imprecise exception model (R8000 normal mode): The Boolean result is written into condition code *cc*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

There are four mutually exclusive ordering relations for comparing floating-point values; one relation is always true and the others are false. The familiar relations are *greater than, less than,* and *equal.* In addition, the IEEE floating-point standard defines the relation *unordered* which is true when at least one operand value is NaN; NaN compares unordered with everything, including itself. Comparisons ignore the sign of zero, so +0 equals -0.

The comparison condition is a logical predicate, or equation, of the ordering relations such as "less than or equal", "equal", "not less than", or "unordered or equal". Compare distinguishes sixteen comparison predicates. The Boolean result of the instruction is obtained by substituting the Boolean value of each ordering relation for the two FP values into equation. If the *equal* relation is true, for example, then all four example predicates above would yield a true result. If the *unordered* relation is true then only the final predicate, "unordered or equal" would yield a true result.

Floating-Point Compare

C.cond.fmt

Logical negation of a compare result allows eight distinct comparisons to test for sixteen predicates as shown in Table B-20. Each mnemonic tests for both a predicate and its logical negation. For each mnemonic, compare tests the truth of the first predicate. When the first predicate is true, the result is true as shown in the "if predicate is true" column (note that the False predicate is never true and False/True do not follow the normal pattern). When the first predicate is true, the second predicate must be false, and vice versa. The truth of the second predicate is the logical negation of the instruction result. After a compare instruction, test for the truth of the first predicate with the Branch on FP True (BC1T) instruction and the truth of the second with Branch on FP False (BC1F).

Instr	Comparison Predicate					Compa CC R		In	str
cond Mne-	name of predicate and logically negated predicate (abbreviation)			tio ue:		If pred-	Inv Op excp	cond field	
monic		> < =		=	?	icate is true	ifÔ	$\hat{\mathbf{Q}}$ 3	
F	False[this predicate is always False,	F		F		F			0
	True (T) it never has a True result]	Т	Т	Т	Т				
UN	Unordered	F	F	F	Т	Т			1
	Ordered (OR)	Т	Т	Т	F	F			-
EQ	Equal	F	F	Т	F	Т			2
	Not Equal (NEQ)	Т	Т	F	Т	F			~
UEQ	Unordered or Equal	F	F	Т	Т	Т			3
	Ordered or Greater than or Less than (OGL)	Т	T	F	F	F	No	0	3
OLT	Ordered or Less Than	F	Т	F	F	Т	INU	U	4
	Unordered or Greater than or Equal (UGE)	Т	F	Т	Т	F			4
ULT	Unordered or Less Than	F	Т	F	Т	Т			5
	Ordered or Greater than or Equal (OGE)	Т	F	Т	F	F			Э
OLE	Ordered or Less than or Equal	F	Т	Т	F	Т			0
	Unordered or Greater Than (UGT)	Т	F	F	Т	F			6
ULE	Unordered or Less than or Equal	F	Т	Т	Т	Т			7
	Ordered or Greater Than (OGT)	Т	F	F	F	F			
key: "	?" = unordered, ">" = greater than, "<" = less than	ı, "=	=" i	s eq	ua.	<i>l</i> ," T " = 1	'rue, "I	5" = I	⁷ alse

Table B-20 FPU Comparisons Without Special Operand Exceptions

C.cond.fmt

There is another set of eight compare operations, distinguished by a $cond_3$ value of 1, testing the same sixteen conditions. For these additional comparisons, if at least one of the operands is a NaN, including Quiet NaN, then an Invalid Operation condition is raised. If the Invalid Operation condition is enabled in the FCSR, then an Invalid Operation occurs.

Instr	Comparison Predicate					Compa CC Re		In	str
cond Mne-	name of predicate and logically negated predicate (abbreviation)			tio ues		If pred-	Inv Op excp	cond field	
monic		>	<	=	?	icate is true	if Q NaN	3	20
SF	Signaling False [this predicate always False]	F	F	F	F	F			0
	Signaling True (ST)	Т	T	Т	Т	I.			
NGLE	Not Greater than or Less than or Equal	F	F	F	Т	Т			1
	Greater than or Less than or Equal (GLE)	Т	T	Т	F	F			1
SEQ	Signaling Equal	F	F	Т	F	Т			2
	Signaling Not Equal (SNE)	Т	Т	F	Т	F			2
NGL	Not Greater than or Less than	F	F	Т	Т	Т			3
	Greater than or Less than (GL)	Т	Т	F	F	F	Vag	1	3
LT	Less than	F	Т	F	F	Т	Yes	1	4
	Not Less Than (NLT)	Т	F	Т	Т	F			4
NGE	Not Greater than or Equal	F	Т	F	Т	Т			5
	Greater than or Equal (GE)	Т	F	Т	F	F			5
LE	Less than or Equal	F	Т	Т	F	Т			6
	Not Less than or Equal (NLE)	Т	F	F	Т	F			0
NGT	Not Greater than	F	Т	Т	Т	Т			7
	Greater than (GT)	Т	F	F	F	F			1

Table B-21	FPU Comparisons With Special Operand Exceptions for QNaNs
14010 2 41	11 C Companyonis (film Speena Speena Zireeperons for qr far is

The instruction encoding is an extension made in the MIPS IV architecture. In previous architecture levels the *cc* field for this instruction must be 0.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

Floating-Point Compare

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

Restrictions:

The fields *fs* and *ft* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

MIPS I, II, III: There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

Operation:

```
if NaN(Value FPR(fs, fmt)) or NaN(ValueFPR(ft, fmt)) then
     \mathsf{less} \gets \mathsf{false}
     equal \leftarrow false
     unordered \leftarrow true
     if t then
          SignalException(InvalidOperation)
     endif
else
     less ← ValueFPR(fs, fmt) < ValueFPR(ft, fmt)
     equal 

ValueFPR(fs, fmt) = ValueFPR(ft, fmt)
     unordered \leftarrow false
endif
condition \leftarrow (cond<sub>2</sub> and less) or (cond<sub>1</sub> and equal) or (cond<sub>0</sub> and unordered)
FCC[cc] \leftarrow condition
if cc = 0 then
     COC[1] \leftarrow condition
endif
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation Invalid Operation

C.cond.fmt

Programming Notes:

FP computational instructions, including compare, that receive an operand value of Signaling NaN, will raise the Invalid Operation condition. The comparisons that raise the Invalid Operation condition for Quiet NaNs in addition to SNaNs, permit a simpler programming model if NaNs are errors. Using these compares, programs do not need explicit code to check for QNaNs causing the *unordered* relation. Instead, they take an exception and allow the exception handling system to deal with the error when it occurs. For example, consider a comparison in which we want to know if two numbers are equal, but for which unordered would be an error.

comparisons using explicit tests for QNaN

```
c.eq.d $f2,$f4 # check for equal
   nop
   bc1t
          L2
                  # it is equal
   c.un.d $f2,$f4 # it is not equal, but might be unordered
          ERROR# unordered goes off to an error handler
   bc1t
# not-equal-case code here
   ...
# equal-case code here
L2:
# ------
# comparison using comparisons that signal QNaN
   c.seq.d $f2,$f4 # check for equal
   nop
   bc1t
          L2
                  # it is equal
   nop
# it is not unordered here...
# not-equal-case code here
   ...
#equal-case code here
L2:
```

31	26 25	5 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0	1	fmt	0 0 0 0 0 0	fs	fd	CEIL.L 0 0 1 0 1 0
6		5	5	5	5	6
Format:	CE	IL.L.S fd,	fs			MIPS III

Floating-Point Ceiling Convert to Long Fixed-Point

CEIL.L.D fd, fs

Purpose: To convert an FP value to 64-bit fixed-point, rounding up.

Description: $fd \leftarrow convert and round(fs)$

The value in FPR fs in format fmt, is converted to a value in 64-bit long fixed-point format rounding toward $+\infty$ (rounding mode 2). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2⁶³ to 2⁶³-1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{63} -1, is written to fd. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see Floating-Point Registers on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation Inexact

Unimplemented Operation Overflow

	31 26	6 25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	CEIL.W 0 0 1 1 1 0
	6	5	5	5	5	6
]	Format:	CEIL.W.S fo	d, fs			MIPS II

CEIL.W.fmt	Floating-Point Ceiling Convert to Word Fixed-Point
------------	--

Purpose: To convert an FP value to 32-bit fixed-point, rounding up.

Description: fd ← convert_and_round(fs)

CEIL.W.D fd, fs

The value in FPR *fs* in format *fmt*, is converted to a value in 32-bit word fixed-point format rounding toward $+\infty$ (rounding mode 2). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2³¹–1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{31} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation Unimplemented Operation Inexact Overflow

M	Move Control Word from Floating-Point CFC										
3	1 26	25	21	20	16	15	11	10	0		
	COP1 0 1 0 0 0 1	CF 0 0 0		rt		fs		00000000	0000		
	6	5		5		5		11			
	-	-		-		-					

Format:	CFC1 rt, fs	MIPS I
Purpose:	To copy a word from an FPU control register to a GPR.	

Copy the 32-bit word from FP (coprocessor 1) control register *fs* into GPR *rt*, sign-extending it if the GPR is 64 bits.

Restrictions:

There are only a couple control registers defined for the floating-point unit. The result is not defined if *fs* specifies a register that does not exist.

For MIPS I, MIPS II, and MIPS III, the contents of GPR *rt* are undefined for the instruction immediately following CFC1.

Operation: MIPS I - III

I: temp \leftarrow FCR[fs] I+1: GPR[rt] \leftarrow sign_extend(temp)

Operation: MIPS IV

 $\begin{array}{ll} \mathsf{temp} & \leftarrow \mathsf{FCR}[\mathsf{fs}] \\ \mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{sign_extend}(\mathsf{temp}) \end{array}$

Exceptions:

Coprocessor Unusable

CTC1

Move Control Word to Floating-Point

31 26	25 21	20 16	15 11	10	0
COP1 0 1 0 0 0 1	CT 0 0 1 1 0	rt	fs	0 000 0000 0000	
6	5	5	5	11	

Format:	CTC1 rt, fs	MIPS I
Purpose:	To copy a word from a GPR to an FPU control register.	

Description: FP_Control[fs] ← rt

Copy the low word from GPR rt into FP (coprocessor 1) control register fs.

Writing to control register 31, the *Floating-Point Control and Status Register* or FCSR, causes the appropriate exception if any cause bit and its corresponding enable bit are both set. The register will be written before the exception occurs.

Restrictions:

There are only a couple control registers defined for the floating-point unit. The result is not defined if *fs* specifies a register that does not exist.

For MIPS I, MIPS II, and MIPS III, the contents of floating-point control register *fs* are undefined for the instruction immediately following CTC1.

Operation: MIPS I - III

I: temp \leftarrow GPR[rt]_{31..0} I+1: FCR[fs] \leftarrow temp COC[1] \leftarrow FCR[31]₂₃

Operation: MIPS IV

 $\begin{array}{ll} \mathsf{temp} & \leftarrow \ \mathsf{GPR}[\mathsf{rt}]_{31..0} \\ \mathsf{FCR}[\mathsf{fs}] \leftarrow \mathsf{temp} \\ \mathsf{COC}[1] \leftarrow \mathsf{FCR}[31]_{23} \end{array}$

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation Invalid Operation Division-by-zero Inexact Overflow Underflow

31	2	6 25	21	20	16	15		11	10	6	5	0
(COP1 010001	fmt		0 0 0 0	00		fs		fd		CVT.D 1 0 0 0 0 1	
	6	5		5			5		5		6	
Fo	rmat:	CVT.D.S	f	d, fs							MIPS	Ι
		CVT.D.W	f	d, fs								
		CVT.D.L	f	d, fs							MIPS	III
Pu	rpose:	To convert an FP or fixed-point value to double FP.										

Floating-Point Convert to Double Floating-Point

Description: $fd \leftarrow convert_and_round(fs)$

The value in FPR *fs* in format *fmt* is converted to a value in double floating-point format rounded according to the current rounding mode in FCSR. The result is placed in FPR *fd*.

If *fmt* is S or W, then the operation is always exact.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for double floating-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation Unimplemented Operation Inexact Overflow Underflow

CVT.L	fr	nt			Flo	atin	g-P	oint	t Con	vert to	o Lo	ng Fixed-	Point
31	26	25	21	20	16	15		11	10	6	5		0
COP1 01000	1	fmt		0 0	0000		fs		f	d	1	CVT.L 0 0 1 0 1	
6		5		1	5		5			5		6	
Format:		CVT.L.S CVT.L.D										MIPS	III

Purpose: To convert an FP value to a 64-bit fixed-point.

Description: fd ← convert_and_round(fs)

Convert the value in format *fmt* in FPR *fs* to long fixed-point format, round according to the current rounding mode in FCSR, and place the result in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2⁶³ to 2⁶³-1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active:

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{63} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation Unimplemented Operation Inexact Overflow

31	26	25	21	20	16	15		11	10		6	5	0
COP1 0 1 0 0 0 1		fmt			0 0 0 0		fs			fd		CVT.S 100000	
6		5			5		5			5		6	
Format:	(CVT.S.D CVT.S.W CVT.S.L	f	d, fs d, fs d, fs								MIPS	-
Purpose:	,	To conver	rt ar	FP or	r fixed-j	point	val	ue to) sing	gle FI	2		

Floating-Point Convert to Single Floating-Point

Description: $fd \leftarrow convert_and_round(fs)$

The value in FPR fs in format fmt is converted to a value in single floating-point format rounded according to the current rounding mode in FCSR. The result is placed in FPR fd.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for single floatingpoint; see Floating-Point Registers on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation **Unimplemented Operation** Inexact Overflow Underflow

CVT.	W. 1	mt			Flo	oatin	ng-P	oin	t Conve	ert to	Word	d Fixed-Poi
31	26	25	21	20	16	15		11	10	6	5	0
COP 0 1 0 0		fmt		000	-		fs		fd		-	CVT.W
6		5		5	5		5		5			6
Format:		CVT.W.S CVT.W.D										MIPS I
Purpose:		To conve	rt ar	n FP va	lue to	32-bi	t fix	ed-p	oint.			

Description: $fd \leftarrow convert and round(fs)$

The value in FPR *fs* in format *fmt* is converted to a value in 32-bit word fixed-point format rounded according to the current rounding mode in FCSR. The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{31} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation Unimplemented Operation Inexact Overflow

Floating-Po	oint	Divide	•							D	IV	.fmt
31	26	25	21	20	16	6 15		11	10	6	5	0
COP1 0 1 0 0 0 1		fmi	t		ft		fs			fd		DIV 0 0 0 0 1 1
6		5			5		5			5		6
Format:		DIV.S DIV.D										MIPS I
Purpose:	-	Γo divio	de FP	value	s.							

Description: $fd \leftarrow fs / ft$

The value in FPR fs is divided by the value in FPR ft. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

Restrictions:

The fields fs, ft, and fd must specify FPRs valid for operands of type fmt; see Floating-Point Registers on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) / ValueFPR(ft, fmt))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Division-by-zero Overflow

Unimplemented Operation Invalid Operation Underflow

DMFC1 **Doubleword Move From Floating-Point** 31 26 25 21 20 16 15 11 10 0 0 COP1 DMF rt fs 000 0000 0000 00001 010001 5 5 5 6 11

Format:	DMFC1 rt, fs
Purpose:	To copy a doubleword from an FPR to a GPR.

MIPS III

Description: $rt \leftarrow fs$

The doubleword contents of FPR *fs* are placed into GPR *rt*.

If the coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *fs* is held in an even/odd register pair. The low word is taken from the even register *fs* and the high word is from *fs*+1.

Restrictions:

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

For MIPS III, the contents of GPR *rt* are undefined for the instruction immediately following DMFC1.

Operation: MIPS I - III

I: if SizeFGR() = 64 then data ← FGR[fs]	/* 64-bit wide FGRs */
elseif fs ₀ = 0 then data ← FGR[fs+1] FGR[fs]	/* valid specifier, 32-bit wide FGRs */
else UndefinedResult()	/* undefined for odd 32-bit FGRs */
endif	
I+1: GPR[rt] ← data	
Operation: MIPS IV	
if SizeFGR() = 64 then data ← FGR[fs]	/* 64-bit wide FGRs */
elseif fs ₀ = 0 then data ← FGR[fs+1] FGR[fs]	/* valid specifier, 32-bit wide FGRs */
else UndefinedResult()	/* undefined for odd 32-bit FGRs */
andif	

endif GPR[rt] ← data

Exceptions:

Reserved Instruction Coprocessor Unusable

Doublewor	d Mo	ve To Floa	DMTC1				
31	26 2	5 21	20	16	15	11 10	0
COP1 0 1 0 0 0	1	DMT 0 0 1 0 1	rt		fs		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
6		5	5		5		11
Format:	DI	VTC1 rt, f	6				MIPS III

rormat:	DIVITOT IT, IS
Purpose:	To copy a doubleword from a GPR to an FPR.

Description: $fs \leftarrow rt$

The doubleword contents of GPR rt are placed into FPR fs.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *fs* is held in an even/odd register pair. The low word is placed in the even register *fs* and the high word is placed in *fs*+1.

Restrictions:

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

For MIPS III, the contents of FPR *fs* are undefined for the instruction immediately following DMTC1.

Operation: MIPS I - III

I: data ← GPR[rt]	
I+1: if SizeFGR() = 64 then	/* 64-bit wide FGRs */
FGR[fs] ← data	
elseif fs ₀ = 0 then	/* valid specifier, 32-bit wide FGRs */
FGR[fs+1] ← data ₆₃₃₂	
FGR[fs] ← data ₃₁₀	
else	/* undefined result for odd 32-bit FGRs */
UndefinedResult()	
endif	

Operation: MIPS IV

data ← GPR[rt]	
if SizeFGR() = 64 then	/* 64-bit wide FGRs */
FGR[fs] ← data	
elseif $fs_0 = 0$ then	/* valid specifier, 32-bit wide FGRs */
$FGR[fs+1] \leftarrow data_{6332}$	
$FGR[fs] \leftarrow data_{310}$	
else	/* undefined result for odd 32-bit FGRs */
UndefinedResult()	
endif	



Doubleword Move To Floating-Point

Exceptions:

Reserved Instruction Coprocessor Unusable

31	26	25	21_2	0 16	15		11	10	6	5	0
	OP1 0 0 0 1	fmt		0 0 0 0 0 0		fs		fd		FLOOR. 0 0 1 0 1	
	6	5		5		5		5		6	
	0	5		5		5		5		0	

Floating-Point Floor Convert to Long Fixed-Point

Format:	FLOOR.L.S fd, fs	MIPS III
	FLOOR.L.D fd, fs	

Purpose: To convert an FP value to 64-bit fixed-point, rounding down.

Description: $fd \leftarrow convert_and_round(fs)$

The value in FPR *fs* in format *fmt*, is converted to a value in 64-bit long fixed-point format rounding toward $-\infty$ (rounding mode 3). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{63} to 2^{63} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{63} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation Inexact

Unimplemented Operation Overflow

5 21	20 16	15 11	10 6	5 0
fmt	0 0 0 0 0 0	fs	fd	FLOOR.W 0 0 1 1 1 1
5	5	5	5	6
Ę	fmt	fmt 0 0 0 0 0 0	fmt 0 fs 00000	fmt 0 fs fd 00000

FLOOR.W.fmt Floating-Point Floor Convert to Word Fixed-Point

Purpose: To convert an FP value to 32-bit fixed-point, rounding down.

Description: fd ← convert_and_round(fs)

FLOOR.W.S fd, fs FLOOR.W.D fd, fs

The value in FPR *fs* in format *fmt*, is converted to a value in 32-bit word fixed-point format rounding toward $-\infty$ (rounding mode 3). The result is placed in FPR *fd*.

MIPS II

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2³¹–1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{31} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

Format:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.


Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Invalid Operation Inexact

Unimplemented Operation Overflow



LDC1

Format:	LDC1 ft, offset(base)	MIPS II
Purpose:	To load a doubleword from memory to an FPR.	

Description: ft ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *ft*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *ft* is held in an even/odd register pair. The low word is placed in the even register *ft* and the high word is placed in *ft*+1.

Restrictions:

If *ft* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
    if vAddr<sub>2 0</sub> \neq 0<sup>3</sup> then SignalException(AddressError) endif
    (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
    data - LoadMemory(uncached, DOUBLEWORD, pAddr, vAddr, DATA)
    if SizeFGR() = 64 then
                                               /* 64-bit wide FGRs */
        FGR[ft] ← data
                                               /* valid specifier, 32-bit wide FGRs */
    elseif ft_0 = 0 then
        FGR[ft+1] \leftarrow data_{63..32}
        FGR[ft] \leftarrow data_{31..0}
                                               /* undefined result for odd 32-bit FGRs */
    else
        UndefinedResult()
    endif
Exceptions:
    Coprocessor unusable
```

Reserved Instruction TLB Refill, TLB Invalid Address Error

LDX	<u>C1</u>				L	oad	d Do	ouble	ewo	rd Ir	ndex	ed	to Fl	loating-	Point
31	26	25	21	20		16	15		11	10		6	5		0
COP ² 0 1 0 0		bas	e		index			0			fd			DXC1	
6		5			5			5			5			6	
Format:		LDXC1	fd, i	ndex	(base))								MIPS	IV

Purpose: To load a doubleword from memory to an FPR (GPR+GPR addressing).

Description: $fd \leftarrow memory[base+index]$

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *fd* is held in an even/odd register pair. The low word is placed in the even register *fd* and the high word is placed in *fd*+1.

Restrictions:

If *fd* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63..62} \neq *base*_{63..62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation:

```
 \begin{array}{ll} \mathsf{vAddr} \leftarrow \mathsf{GPR}[\mathsf{base}] + \mathsf{GPR}[\mathsf{index}] \\ \mathsf{if} \ \mathsf{vAddr}_{2..0} \neq 0^3 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \ (\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{LOAD}) \\ \mathsf{mem} \leftarrow \mathsf{LoadMemory}(\mathsf{unchched}, \ \mathsf{DOUBLEWORD}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \\ \mathsf{if} \ \mathsf{SizeFGR}() = \mathsf{64} \ \mathsf{then} & /* \ \mathsf{64}\text{-bit} \ \mathsf{wide} \ \mathsf{FGRs} \ */ \\ \ \mathsf{FGR}[\mathsf{fd}] \leftarrow \mathsf{data} \\ \mathsf{elseif} \ \mathsf{fd}_0 = 0 \ \mathsf{then} & /* \ \mathsf{valid} \ \mathsf{specifier}, \ \mathsf{32}\text{-bit} \ \mathsf{wide} \ \mathsf{FGRs} \ */ \\ \ \mathsf{FGR}[\mathsf{fd}+1] \leftarrow \mathsf{data}_{\mathsf{63..32}} \\ \ \mathsf{FGR}[\mathsf{fd}] \leftarrow \mathsf{data}_{\mathsf{31..0}} \\ \mathsf{else} & /* \ \mathsf{undefined \ result} \ \mathsf{for} \ \mathsf{odd} \ \mathsf{32}\text{-bit} \ \mathsf{FGRs} \ */ \\ \ \mathsf{Undefined \ Result}() \\ \mathsf{endif} \end{array}
```

Load Doubleword Indexed to Floating-Point

Exceptions:

TLB Refill, TLB Invalid Address Error Reserved Instruction Coprocessor Unusable

LVV	<u>C1</u>			Load Word to Floating-Point				
31	26	25	21	20		16	15	0
	WC1 0 0 0 1	base			ft			offset
	6	5			5	•		16

Format:	LWC1 ft, offset(base)	MIPS I
Purpose:	To load a word from memory to an FPR.	

Description: $ft \leftarrow memory[base+offset]$

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register *ft*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

If coprocessor 1 general registers are 64-bits wide, bits 63..32 of register *ft* become undefined. See **Floating-Point Registers** on page B-6.

Restrictions:

VAIO4

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit Processors

I: /* "mem" is aligned 64-bits from memory. Pick out correct bytes. */ vAddr ← sign_extend(offset) + GPR[base] if vAddr_{1..0} ≠ 0² then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) mem ← LoadMemory(uncached, WORD, pAddr, vAddr, DATA) I+1: FGR[ft] ← mem

Operation: 64-bit Processors

```
/* "mem" is aligned 64-bits from memory. Pick out correct bytes. */

vAddr \leftarrow sign_extend(offset) + GPR[base]

if vAddr<sub>1..0</sub> \neq 0<sup>2</sup> then SignalException(AddressError) endif

(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD)

pAddr \leftarrow pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))

mem \leftarrow LoadMemory(uncached, WORD, pAddr, vAddr, DATA)

bytesel \leftarrow vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)

if SizeFGR() = 64 then /* 64-bit wide FGRs */

FGR[ft] \leftarrow undefined<sup>32</sup> || mem<sub>31+8*bytesel..8*bytesel</sub>

else /* 32-bit wide FGRs */

FGR[ft] \leftarrow mem<sub>31+8*bytesel..8*bytesel</sub>

endif
```

Exceptions:

Coprocessor unusable Reserved Instruction TLB Refill, TLB Invalid Address Error

		L	oad V	Vo	rd Ir	Idex	ed	to F	loating	g-Point			
31 2	6 25	21	20	16	15		11	10		6	5		0
COP1X 0 1 0 0 1 1	bas	e	index			0			fd			LWXC1 0 0 0 0	
6	5		5			5			5			6	

Format:	LWXC1 fd, index(base)	MIPS IV
Purpose:	To load a word from memory to an FPR (GPR+GPR add	ressing).

Description: $fd \leftarrow memory[base+index]$

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

If coprocessor 1 general registers are 64-bits wide, bits 63..32 of register *fd* become undefined. See **Floating-Point Registers** on page B-6.

Restrictions:

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63..62} \neq *base*_{63..62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation:

```
\label{eq:starter} \begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{GPR}[\mathsf{base}] + \mathsf{GPR}[\mathsf{index}] \\ \mathsf{if} \, \mathsf{vAddr}_{1..0} \neq \mathsf{0}^2 \, \mathsf{then} \, \mathsf{SignalException}(\mathsf{AddressError}) \, \mathsf{endif} \\ (\mathsf{pAddr}, \, \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation} \, (\mathsf{vAddr}, \, \mathsf{DATA}, \, \mathsf{LOAD}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \parallel (\mathsf{pAddr}_{2..0} \, \mathsf{xor} \, (\mathsf{ReverseEndian} \parallel \mathsf{0}^2)) \\ /* \, ``mem'' \, \mathsf{is} \, \mathsf{aligned} \, \mathsf{64}\text{-bits} \, \mathsf{from} \, \mathsf{memory}. \, \mathsf{Pick} \, \mathsf{out} \, \mathsf{correct} \, \mathsf{bytes.} \, */ \\ \mathsf{mem} \leftarrow \mathsf{LoadMemory}(\mathsf{uncached}, \, \mathsf{WORD}, \, \mathsf{pAddr}, \, \mathsf{vAddr}, \, \mathsf{DATA}) \\ \mathsf{bytesel} \leftarrow \mathsf{vAddr}_{2..0} \, \mathsf{xor} \, (\mathsf{BigEndianCPU} \parallel \mathsf{0}^2) \\ \mathsf{if} \, \mathsf{SizeFGR}() = \mathsf{64} \, \mathsf{then} \, /* \, \mathsf{64}\text{-bit} \, \mathsf{wide} \, \mathsf{FGRs} \, */ \\ \, \mathsf{FGR}[\mathsf{fd}] \leftarrow \, \mathsf{undefined}^{32} \parallel \mathsf{mem}_{31+8}\text{+}\mathsf{bytesel}.8\text{+}\mathsf{bytesel} \\ \mathsf{else} \, /* \, \mathsf{32}\text{-bit} \, \mathsf{wide} \, \mathsf{FGRs} \, */ \\ \, \mathsf{FGR}[\mathsf{fd}] \leftarrow \, \mathsf{mem}_{31+8}\text{+}\mathsf{bytesel}.8\text{+}\mathsf{bytesel} \\ \mathsf{endif} \end{array}
```

TLB Refill, TLB Invalid Address Error Reserved Instruction Coprocessor Unusable

Floating-Point Multiply Add

MADD.fmt

3	31 26	25 21	20 16	15 11	10 6	5 3	2 0
	COP1X 0 1 0 0 1 1	fr	ft	fs	fd	MADD 1 0 0	fmt
	6	5	5	5	5	3	3

Format:	MADD.S fd, fr, fs, ft MADD.D fd, fr, fs, ft	MIPS IV
Purpose:	To perform a combined multiply-then-add of FP values.	

Description: $fd \leftarrow (fs \times ft) + fr$

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce a product. The value in FPR *fr* is added to the product. The result sum is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR *fd*. The operands and result are values in format *fmt*.

The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in **Arithmetic Instructions** on page B-21.

Restrictions:

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

 $\begin{array}{ll} \mathsf{vfr} & \leftarrow \mathsf{ValueFPR}(\mathsf{fr}, \mathsf{fmt}) \\ \mathsf{vfs} & \leftarrow \mathsf{ValueFPR}(\mathsf{fs}, \mathsf{fmt}) \\ \mathsf{vft} & \leftarrow \mathsf{ValueFPR}(\mathsf{ft}, \mathsf{fmt}) \\ \mathsf{StoreFPR}(\mathsf{fd}, \mathsf{fmt}, \mathsf{vfr} + \mathsf{vfs}^* \mathsf{vft}) \end{array}$

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Invalid Operation Underflow

Unimplemented Operation Overflow

MFC1

;	31 2	6 25	21	20	16 15	11	10	0
	COP1 0 1 0 0 0 1	M 0 0 0		rt		fs	0 000 0000 0000	
	6	5		5		5	11	

Format:	MFC1 rt, fs	MIPS I
Purpose:	To copy a word from an FPU (CP1) general register to a	GPR.

Description: $rt \leftarrow fs$

The low word from FPR *fs* is placed into the low word of GPR *rt*. If GPR *rt* is 64 bits wide, then the value is sign extended. See **Floating-Point Registers** on page B-6.

Restrictions:

For MIPS I, MIPS II, and MIPS III the contents of GPR *rt* are undefined for the instruction immediately following MFC1.

Operation: MIPS I - III

Operation: MIPS IV

 $\begin{array}{ll} \text{word} & \leftarrow \text{FGR[fs]}_{31..0} \\ \text{GPR[rt]} \leftarrow \text{sign_extend(word)} \end{array}$

Exceptions:

Coprocessor Unusable

Floating-Point Move

<u>i i të a ling i i</u>												-		
31	26	25		21	20	16	15		11	10		6	5	0
COP1 01000	1		fmt		0 0	0000		fs			fd		MOV 0 0 0 1 1 0	
6			5			5		5			5		6	

Format:	MOV.S	fd, fs		
	MOV.D	fd, fs		

MIPS I

MOV_{fmt}

Purpose: To move an FP value between FPRs.

Description: $fd \leftarrow fs$

The value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, fmt, ValueFPR(fs, fmt))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation

MOVF

Move Conditional on FP False

31	26	25 2	1_20_18	17	16	15	11	10 6	5	0
SPE0 0 0 0		rs	сс	0 0	tf O	rd		0 0 0 0 0 0	MOVCI 0 0 0 0 0 1	
6	5	5	3	1	1	5		5	6	

Format:	MOVF rd, rs, cc	MIPS IV
Purpose:	To test an FP condition code then conditionally move a C	GPR.

Description: if (cc = 0) then $rd \leftarrow rs$

If the floating-point condition code specified by *cc* is zero, then the contents of GPR *rs* are placed into GPR *rd*.

Restrictions:

None

Operation:

```
active \leftarrow FCC[cc] = tf
if active then
GPR[rd] \leftarrow GPR[rs]
endif
```

Exceptions:

Reserved Instruction Coprocessor Unusable

31 26	25 2 ⁻	1 20 18	17	16	15 11	10	65	0
COP1 010001	fmt	сс	0 0	tf 0	fs	fd		MOVCF 0 1 0 0 0 1
6	5	3	1	1	5	5		6
Format:	MOVF.S MOVF.D	fd, fs, o fd, fs, o						MIPS IV

Floating-Point Move Conditional on FP False

Purpose: To test an FP condition code then conditionally move an FP value.

Description: if (cc = 0) then $fd \leftarrow fs$

If the floating-point condition code specified by *cc* is zero, then the value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*.

If the condition code is not zero, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

```
if FCC[cc] = tf then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

MOVN	l.fmt	Floa	Floating-Point Move Conditional on Not Zero							
31 2	6 25 2 ⁻	1 20 16	15	11 10	6	5 0				
COP1 010001	fmt	rt	fs	f	d	MOVN 0 1 0 0 1 1				
6	5	5	5	5		6				
Format:	MOVN.S MOVN.D	fd, fs, rt fd, fs, rt				MIPS IV	7			
Purpose:										

Description: if $(rt \neq 0)$ then fd \leftarrow fs

If the value in GPR *rt* is not equal to zero then the value in FPR *fs* is placed in FPR *fd*. The source and destination are values in format *fmt*.

If GPR *rt* contains zero, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

```
if GPR[rt] ≠ 0 then
StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

Move	Conditional	on FP True
------	-------------	------------

MOVT

31 26	25	21 20 18	17	16 ⁻	15 1	1 10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	сс	0 0	tf 1	rd	00000	MOVCI 0 0 0 0 0 1
6	5	3	1	1	5	5	6

Format:	MOVT rd, rs, cc	MIPS IV
Purpose:	To test an FP condition code then conditionally move a	GPR.

Description: if (cc = 1) then $rd \leftarrow rs$

If the floating-point condition code specified by *cc* is one then the contents of GPR *rs* are placed into GPR *rd*.

Restrictions:

None

Operation:

if FCC[cc] = tf then GPR[rd] ← GPR[rs] endif

Exceptions:

Reserved Instruction Coprocessor Unusable

MO\	/T. f	fmt		Floating-Point Move Conditional on FP True							
31	26 2	25 2	1 20 18	17	16	15	11	10	6	5 0	
COP 0 1 0 0		fmt	сс	0 0	tf 1	fs		fd		MOVCF 0 1 0 0 0 1	
6		5	3	1	1	5		5		6	
Format: MOVT.S fd, fs, cc MOVT.D fd, fs, cc										MIPS IV	
Purpose: To test an FP condition code then conditionally move an FP value.										e an FP value.	

Description: if (cc = 1) then $fd \leftarrow fs$

If the floating-point condition code specified by *cc* is one then the value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*.

If the condition code is not one, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

```
if FCC[cc] = tf then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

Floating-Point Move	Conditional on Zero
----------------------------	---------------------

31	26 2	5 2 [′]	20 1	16 15 11	10 6	5 0
COP ⁻ 0 1 0 0		fmt	rt	fs	fd	MOVZ 0 1 0 0 1 0
6	·	5	5	5	5	6
Format:	:	MOVZ.S MOVZ.D				MIPS IV

Purpose: To test a GPR then conditionally move an FP value.

Description: if (rt = 0) then $fd \leftarrow fs$

If the value in GPR *rt* is equal to zero then the value in FPR *fs* is placed in FPR *fd*. The source and destination are values in format *fmt*.

If GPR *rt* is not zero, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

```
if GPR[rt] = 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

MSUB.fmt

Floating-Point Multiply Subtract

31	26	25 21	20 16	15 11	10 6	5 3	2 0
	COP1X 0 1 0 0 1 1	fr	ft	fs	fd	MSUB 1 0 1	fmt
	6	5	5	5	5	3	3

Format:	MSUB.S fd, fr, fs, ft MSUB.D fd, fr, fs, ft	MIPS IV
Purpose:	To perform a combined multiply-then-subtract of FP va	lues.

Description: $fd \leftarrow (fs \times ft) - fr$

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is subtracted from the product. The subtraction result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR *fd*. The operands and result are values in format *fmt*.

The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in **Arithmetic Instructions** on page B-21.

Restrictions:

The fields *fr*; *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

 $\begin{array}{ll} \mathsf{vfr} & \leftarrow \mathsf{ValueFPR}(\mathsf{fr}, \mathsf{fmt}) \\ \mathsf{vfs} & \leftarrow \mathsf{ValueFPR}(\mathsf{fs}, \mathsf{fmt}) \\ \mathsf{vft} & \leftarrow \mathsf{ValueFPR}(\mathsf{ft}, \mathsf{fmt}) \\ \mathsf{StoreFPR}(\mathsf{fd}, \mathsf{fmt}, (\mathsf{vfs}^* \mathsf{vft}) - \mathsf{vfr}) \end{array}$

Exceptions:

Reserved Instruction Coprocessor Unusable Floating-Point Inexact Invalid Operation Underflow

Unimplemented Operation Overflow

Move Wor	d to Flo	pating-Point
----------	----------	--------------

MTC1 31 26 25 21 20 16 15 11 10 0 0 COP1 MT rt fs 010001 00100 000 0000 0000 6 5 5 5 11

Format:	MTC1 rt, fs	MIPS I
Purpose:	To copy a word from a GPR to an FPU (CP1) general reg	ister.

Description: $fs \leftarrow rt$

The low word in GPR *rt* is placed into the low word of floating-point (coprocessor 1) general register fs. If coprocessor 1 general registers are 64-bits wide, bits 63..32 of register fs become undefined. See Floating-Point Registers on page B-6.

Restrictions:

For MIPS I, MIPS II, and MIPS III the value of FPR fs is undefined for the instruction immediately following MTC1.

Operation: MIPS I - III

```
I: data \leftarrow GPR[rt]<sub>31.0</sub>
I+1: if SizeFGR() = 64 then
                                                 /* 64-bit wide FGRs */
          FGR[fs] \leftarrow undefined^{32} \parallel data
     else
                                                           /* 32-bit wide FGRs */
          FGR[fs] ← data
     endif
```

Operation: MIPS IV

```
data \leftarrow \text{GPR[rt]}_{31..0}
if SizeFGR() = 64 then
                                             /* 64-bit wide FGRs */
     FGR[fs] \leftarrow undefined^{32} \parallel data
                                                       /* 32-bit wide FGRs */
else
     FGR[fs] ← data
endif
```

Exceptions:

Coprocessor Unusable

MUL.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	ft	fs	fd	MUL 0 0 0 0 1 0
6	5	5	5	5	6

Format:	MUL.S fd, fs, ft
	MUL.D fd, fs, ft
Purpose:	To multiply FP values.

MIPS I

Description: $fd \leftarrow fs \times ft$

The value in FPR *fs* is multiplied by the value in FPR *ft*. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR *fd*. The operands and result are values in format *fmt*.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) * ValueFPR(ft, fmt))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Invalid Operation Underflow

Unimplemented Operation Overflow

Floating-Point Negate

Floating-Folint Negate																		
31	26	25	2	1	20	16	15		11	10		6	5		0			
COP1 0 1 0 0 0 7	1		fmt		0 0	0000		fs			fd			NEG 0 0 0 1 1 1				
6			5			5		5			5			6				

Format:	NEG.S fd, fs
	NEG.D fd, fs
Purpose:	To negate an FP value.

MIPS I

NFG fmt

Description: $fd \leftarrow - (fs)$

The value in FPR *fs* is negated and placed into FPR *fd*. The value is negated by changing the sign bit value. The operand and result are values in format *fmt*.

This operation is arithmetic; a NaN operand signals invalid operation.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation Invalid Operation

NMADD.fmt Floating-Point Negative Multiply Add 31 26 25 21 20 16 15 11 10 6 5 3 2 0 COP1X NMADD ft fd fmt fr fs 110 010011 5 5 5 5 3 3 6 MIPS IV Format: NMADD.S fd, fr, fs, ft

To negate a combined multiply-then-add of FP values.

Description: $fd \leftarrow -((fs \times ft) + fr)$

NMADD.D fd, fr, fs, ft

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is added to the product. The result sum is calculated to infinite precision, rounded according to the current rounding mode in FCSR, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fmt*.

The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in **Arithmetic Instructions** on page B-21.

Restrictions:

Purpose:

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

```
vfr \leftarrow ValueFPR(fr, fmt)
vfs \leftarrow ValueFPR(fs, fmt)
vft \leftarrow ValueFPR(ft, fmt)
StoreFPR(fd, fmt, -(vfr + vfs * vft))
```

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Invalid Operation Underflow

Unimplemented Operation Overflow

Floating-Point Negative Multiply Subtract

NM-

<u>31</u>	26	25	21	20	16	15	11	10		6	5	3	2	0
	P1X 0 1 1	fr		ft			fs		fd		NMSUI 111	3	fn	nt
	6	5		5			5		5		3		3	

Format:	NMSUB.S fd, fr, fs, ft NMSUB.D fd, fr, fs, ft	MIPS IV
Purpose:	To negate a combined multiply-then-subtract of FP value	S.

Description: $fd \leftarrow -((fs \times ft) - fr)$

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is subtracted from the product. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fmt*.

The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in **Arithmetic Instructions** on page B-21.

Restrictions:

The fields *fr, fs, ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

 $vfr \leftarrow ValueFPR(fr, fmt)$ $vfs \leftarrow ValueFPR(fs, fmt)$ $vft \leftarrow ValueFPR(ft, fmt)$ StoreFPR(fd, fmt, -((vfs * vft) - vfr))

Exceptions:

Reserved Instruction Coprocessor Unusable Floating-Point Inexact Invalid Operation Underflow

Unimplemented Operation Overflow PREFX

31 26	25 21	20 16	15 11	10 6	5 0
COP1X 0 1 0 0 1 1	base	index	hint	0 00000	PREFX 0 0 1 1 1 1
6	5	5	5	5	6

Format:	PREFX hint, index(base)	MIPS IV
Purpose:	To prefetch locations from memory (GPR+GPR addressin	ng).

Description: prefetch_memory[base+index]

PREFX adds the contents of GPR *index* to the contents of GPR *base* to form an effective byte address. It advises that data at the effective address may be used in the near future. The *hint* field supplies information about the way that the data is expected to be used.

PREFX is an advisory instruction. It may change the performance of the program. For all *hint* values, it neither changes architecturally-visible state nor alters the meaning of the program. An implementation may do nothing when executing a PREFX instruction.

If MIPS IV instructions are supported and enabled and Coprocessor 1 is enabled (allowing access to CP1X), PREFX does not cause addressing-related exceptions. If it raises an exception condition, the exception condition is ignored. If an addressingrelated exception condition is raised and ignored, no data will be prefetched. Even if no data is prefetched in such a case, some action that is not architecturally-visible, such as writeback of a dirty cache line, might take place.

PREFX will never generate a memory operation for a location with an uncached memory access type (see **Memory Access Types** on page A-12).

If PREFX results in a memory operation, the memory access type used for the operation is determined by the memory access type of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

PREFX enables the processor to take some action, typically prefetching the data into cache, to improve program performance. The action taken for a specific PREFX instruction is both system and context dependent. Any action, including doing nothing, is permitted that does not change architecturally-visible state or alter the meaning of a program. It is expected that implementations will either do nothing or take an action that will increase the performance of the program.

For a cached location, the expected, and useful, action is for the processor to prefetch a block of data that includes the effective address. The size of the block, and the level of the memory hierarchy it is fetched into are implementation specific.

Prefetch Indexed

The *hint* field supplies information about the way the data is expected to be used. No *hint* value causes an action that modifies architecturally-visible state. A processor may use a *hint* value to improve the effectiveness of the prefetch action. The defined *hint* values and the recommended prefetch action are shown in the table below. The *hint* table may be extended in future implementations.

 Table B-22
 Values of Hint Field for Prefetch Instruction

Value	Name	Data use and desired prefetch action
0	load	Data is expected to be loaded (not modified). Fetch data as if for a load.
1	store	Data is expected to be stored or modified. Fetch data as if for a store.
2-3		Not yet defined.
4	load_streamed	Data is expected to be loaded (not modified) but not reused extensively; it will "stream" through cache. Fetch data as if for a load and place it in the cache so that it will not displace data prefetched as "retained".
5	store_streamed	Data is expected to be stored or modified but not reused extensively; it will "stream" through cache. Fetch data as if for a store and place it in the cache so that it will not displace data prefetched as "retained".
6	load_retained	Data is expected to be loaded (not modified) and reused extensively; it should be "retained" in the cache. Fetch data as if for a load and place it in the cache so that it will not be displaced by data prefetched as "streamed".
7	store_retained	Data is expected to be stored or modified and reused extensively; it should be "retained" in the cache. Fetch data as if for a store and place it in the cache so that will not be displaced by data prefetched as "streamed".
8-31		Not yet defined.

Restrictions:

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63..62} \neq *base*_{63..62}, the result of the instruction is undefined.

Operation:

```
vAddr \leftarrow GPR[base] + GPR[index]
(pAddr, uncached) \leftarrow AddressTranslation(vAddr, DATA, LOAD)
Prefetch(uncached, pAddr, vAddr, DATA, hint)
```

Exceptions:

Reserved Instruction Coprocessor Unusable

Programming Notes:

Prefetch can not prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It will not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

Implementation Notes:

It is recommended that a reserved *hint* field value either cause a default prefetch action that is expected to be useful for most cases of data use, such as the "load" *hint*, or cause the instruction to be treated as a NOP.

Reciprocal Approximation

RECIP.fmt

31	26	25	21	20	16	15	1	1 10		6	5	0
COP1 0 1 0 0 0		fmt		0 0 0 0	0 0		fs		fd		RECII 0 1 0 1	
6		5		5			5		5		6	

Format:	RECIP.S fd, fs	MIPS IV
	RECIP.D fd, fs	
Purpose:	To approximate the reciprocal of an FP value (quickly).	

Description: $fd \leftarrow 1.0 / fs$

The reciprocal of the value in FPR *fs* is approximated and placed into FPR *fd*. The operand and result are values in format *fmt*.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating-Point standard. The computed result differs from the both the exact result and the IEEE-mandated representation of the exact result by no more than one unit in the least-significant place (ulp).

It is implementation dependent whether the result is affected by the current rounding mode in FCSR.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, fmt, 1.0 / valueFPR(fs, fmt))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Division-by-zero Overflow

Unimplemented Operation Invalid Operation Underflow

ROUNI	J.L.fm		Floating	-Poi	nt Roun	d to	o Long Fixed-Po	oint
31 2	<u>6 25 2</u>	1 20 1	6_15	11	10	6	5 0	
COP1 010001	fmt	00000	fs		fd		ROUND.L 0 0 1 0 0 0	
6	5	5	5		5		6	I
Format:	ROUND.L.S ROUND.L.E						MIPS II	I

Purpose: To convert an FP value to 64-bit fixed-point, rounding to nearest.

Description: fd ← convert_and_round(fs)

The value in FPR *fs* in format *fmt*, is converted to a value in 64-bit long fixed-point format rounding to nearest/even (rounding mode 0). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2⁶³ to 2⁶³-1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{63} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Overflow

Unimplemented Operation Invalid Operation

31	26	25 21	20 16	15 11	10 6	5 0
CO 0 1 0		fmt	0 0 0 0 0 0	fs	fd	ROUND.W 0 0 1 1 0 0
6	6	5	5	5	5	6

Format:	ROUND.W.S ROUND.W.D	,		MIPS II
-	_		 	

Purpose: To convert an FP value to 32-bit fixed-point, rounding to nearest.

Description: fd ← convert_and_round(fs)

The value in FPR *fs* in format *fmt*, is converted to a value in 32-bit word fixed-point format rounding to nearest/even (rounding mode 0). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{31} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Invalid Operation

Unimplemented Operation Overflow

RSC	RT	fm	Reciprocal Square Root Approximation										
31	26	25	21	20	16	15		11	10		6	5	0
COP1 010001		fn	nt	0 0 0 0			fs			fd			SQRT 0 1 1 0
6			5	5	5		5			5			6
Format: RSQRT.S for RSQRT.D for				,								Γ	MIPS IV
Purpose	rpose: To approximate the reciprocal of the square root of an FP value (quickly)												

Description: $fd \leftarrow 1.0 / sqrt(fs)$

The reciprocal of the positive square root of the value in FPR *fs* is approximated and placed into FPR *fd*. The operand and result are values in format *fmt*.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating-Point standard. The computed result differs from the both the exact result and the IEEE-mandated representation of the exact result by no more than two units in the least-significant place (ulp).

It is implementation dependent whether the result is affected by the current rounding mode in FCSR.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, fmt, 1.0 / SquareRoot(valueFPR(fs, fmt)))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Division-by-zero Overflow

Unimplemented Operation Invalid Operation Underflow

 31
 26
 25
 21
 20
 16
 15
 0

 SDC1
 base
 ft
 offset
 0

 6
 5
 5
 16
 16

SDC1

Format:	SDC1 ft, offset(base)	MIPS II
Purpose:	To store a doubleword from an FPR to memory.	

Description: memory[base+offset] ← ft

The 64-bit doubleword in FPR *ft* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *ft* is held in an even/odd register pair. The low word is taken from the even register *ft* and the high word is from ft+1.

Restrictions:

If *ft* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation:

vAddr ← sign_extend(offset) + GPR[b	
if vAddr ₂₀ \neq 0 ³ then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTransla	tion(vAddr, DATA, STORE)
if SizeFGR() = 64 then	/* 64-bit wide FGRs */
data ← FGR[ft]	
elseif ft ₀ = 0 then	/* valid specifier, 32-bit wide FGRs */
data ← FGR[ft+1] FGR[ft]	
else	/* undefined for odd 32-bit FGRs */
UndefinedResult()	
endif	
StoreMemory(uncached, DOUBLEWC	DRD, data, pAddr, vAddr, DATA)
Example	
Exceptions:	
Coprocessor unusable	

Coprocessor unusable Reserved Instruction TLB Refill, TLB Invalid TLB Modified Address Error

SDX	21			Sto	ore D	ouble	word	Index	ed fro	m Floa	ating-Poir
31	26	25	21	20	16	15	11	10	6	5	0
COP1 0 1 0 0		ba	se	inde	(f	S	()		XC1 0 0 1
6			5	5		5	5	5			6
Format:		SDXC [,]	1 fs, i	ndex(bas	e)					Μ	IPS IV
Purpose:	1	To stor	e a do	ubleword	l fron	n an FI	PR to m	nemory	(GPR	+GPR a	ddressing)

Description: memory[base+index] \leftarrow fs

The 64-bit doubleword in FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *fs* is held in an even/odd register pair. The low word is taken from the even register *fs* and the high word is from *fs*+1.

Restrictions:

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **Floating-Point Registers** on page B-6.

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63..62} \neq *base*_{63..62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation:

```
\label{eq:started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_started_st
```

Store Doubleword Indexed from Floating-Point

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction Coprocessor Unusable

Floating-Point Square Root

31	26	25		21	20	16	15		11	10		6	5		0
COP 0 1 0 0			fmt		0 0	0		fs			fd			SQRT 0 0 0 1 0 0)
6			5			5		5			5			6	

Format:	SQRT.S	fd, fs	
	SQRT.D	fd, fs	

MIPS II

Purpose: To compute the square root of an FP value.

Description: $fd \leftarrow SQRT(fs)$

SQRT.fmt

The square root of the value in FPR *fs* is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR *fd*. The operand and result are values in format *fmt*.

If the value in FPR *fs* corresponds to –0, the result will be –0.

Restrictions:

If the value in FPR *fs* is less than 0, an Invalid Operation condition is raised.

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation Invalid Operation Inexact

Floating-Point Subtract

Floating-Fo	ni Subira	υ							
31	26 25	21	20	16	15	11	10	6 5	5 0
COP1 010001	fmt		ft		fs		fd		SUB 0 0 0 0 0 1
6	5		5		5		5		6
Format:	SUB.S SUB.D								MIPS I

Purpose: To subtract FP values.

Description: $fd \leftarrow fs - ft$

The value in FPR *ft* is subtracted from the value in FPR *fs*. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR *fd*. The operands and result are values in format *fmt*.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see section B 7 on page B-24. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) - ValueFPR(ft, fmt))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Invalid Operation Underflow

Unimplemented Operation Overflow

SUB fmt

SWC1

31 2	26 25	21	20 1	6 15	0
SWC1 1 1 1 0 0 1	1	oase	ft	o	ffset
6		5	5	1	6

Format:	SWC1 ft, offset(base)	MIPS I
Purpose:	To store a word from an FPR to memory.	

Description: memory[base+offset] ← ft

The low 32-bit word from FPR *ft* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit Processors

vAddr \leftarrow sign_extend(offset) + GPR[base] if vAddr_{1..0} \neq 0² then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) data \leftarrow FGR[ft] StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

Operation: 64-bit Processors

```
vAddr ← sign_extend(offset) + GPR[base]
     if vAddr<sub>1.0</sub> \neq 0<sup>2</sup> then SignalException(AddressError) endif
     (pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE)
     pAddr \leftarrow pAddr<sub>PSIZE-1..3</sub> / / (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
     bytesel \leftarrow vAddr<sub>2.0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
     /* the bytes of the word are moved into the correct byte lanes */
                                                               /* 64-bit wide FGRs */
     if SizeFGR() = 64 then
          data \leftarrow 0^{32-8*bytesel} \parallel FGR[ft]_{31..0} \parallel 0^{8*bytesel} /* top or bottom wd of 64-bit data */
     else
                                                                /* 32-bit wide FGRs */
         data \leftarrow 0^{32-8^*bytesel} || FGR[ft] || 0^{8^*bytesel}
                                                                /* top or bottom wd of 64-bit data */
     endif
     StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
Exceptions:
```

Coprocessor unusable Reserved Instruction TLB Refill, TLB Invalid TLB Modified Address Error

				J										
31	26	25	21	20	16	15		11	10		6	5		0
COP1 0 1 0 0		ba	se	index			fs			0			SWXC1	
6		Ę	5	5			5			5			6	

Store Word Indexed from Floating-Point

Format:	SWXC1 fs, index(base)	MIPS IV
Purpose:	To store a word from an FPR to memory (GPR+GPR add	ressing).

Description: memory[base+index] \leftarrow fs

The low 32-bit word from FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

Restrictions:

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63..62} \neq *base*_{63..62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation:

```
 \begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{GPR}[\mathsf{base}] + \mathsf{GPR}[\mathsf{index}] \\ \mathsf{if} \ \mathsf{vAddr}_{1..0} \neq \mathsf{0}^2 \ \mathsf{then} \ \mathsf{SignalException}(\mathsf{AddressError}) \ \mathsf{endif} \\ (\mathsf{pAddr}, \ \mathsf{uncached}) \leftarrow \mathsf{AddressTranslation}(\mathsf{vAddr}, \ \mathsf{DATA}, \ \mathsf{STORE}) \\ \mathsf{pAddr} \leftarrow \mathsf{pAddr}_{\mathsf{PSIZE-1..3}} \parallel (\mathsf{pAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{ReverseEndian} \parallel \mathsf{0}^2)) \\ \mathsf{pAddr} \leftarrow \mathsf{vAddr}_{2..0} \ \mathsf{xor} \ (\mathsf{BigEndianCPU} \parallel \mathsf{0}^2) \\ /^* \ \mathsf{the} \ \mathsf{bytesof} \ \mathsf{the} \ \mathsf{word} \ \mathsf{are} \ \mathsf{moved} \ \mathsf{into} \ \mathsf{the} \ \mathsf{correct} \ \mathsf{byte} \ \mathsf{lanes} \ */ \\ \mathsf{data} \leftarrow \mathsf{0}^{32-8^* \mathsf{bytesel}} \parallel \ \mathsf{FGR}[\mathsf{fs}]_{31..0} \parallel \mathsf{0}^{8^* \mathsf{bytesel}} / * \ \mathsf{top} \ \mathsf{or} \ \mathsf{bottom} \ \mathsf{wd} \ \mathsf{of} \ \mathsf{64-bit} \ \mathsf{data} \ */ \\ \mathsf{else} \qquad /^* \ 32-\mathsf{bit} \ \mathsf{wide} \ \mathsf{FGRs} \ */ \\ \mathsf{data} \leftarrow \mathsf{0}^{32-8^* \mathsf{bytesel}} \parallel \ \mathsf{FGR}[\mathsf{fs}] \parallel \mathsf{0}^{8^* \mathsf{bytesel}} \ / * \ \mathsf{top} \ \mathsf{or} \ \mathsf{bottom} \ \mathsf{wd} \ \mathsf{of} \ \mathsf{64-bit} \ \mathsf{data} \ */ \\ \mathsf{endif} \\ \mathsf{StoreMemory} \ (\mathsf{uncached}, \ \mathsf{WORD}, \ \mathsf{data}, \ \mathsf{pAddr}, \ \mathsf{vAddr}, \ \mathsf{DATA}) \end{array}
```

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction Coprocessor Unusable

IRUN	<u>C.L</u> .	tmt		Flo	ating-	Point	Trunca	te to	o L	ong Fixed-	Point
31	26 25	21	20	16	15	11	10	6	5		0
COP1 010001		fmt) 0 0 0	fs	5	fd			TRUNC.L 0 0 1 0 01	
6		5	į	5	5		5		1	6	
Format:	TRL	INC.L.S	fd, fs							MIPS	III

TRUNC.L.D fd, fs

Purpose: To convert an FP value to 64-bit fixed-point, rounding toward zero.

Description: $fd \leftarrow convert and round(fs)$

The value in FPR fs in format fmt, is converted to a value in 64-bit long fixed-point format rounding toward zero (rounding mode 1). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{63} to 2^{63} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the • Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to fd.
- Imprecise exception model (R8000 normal mode): The default result, 2^{63} -1, is written to fd. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see Floating-Point Registers on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact **Invalid** Operation

Unimplemented Operation Overflow

31	26 25	21	20	16	15	11	10	6	5	0
COP1 0 1 0 0 0 1		fmt	0 0 0 0 0	00	fs		fd		TRUNC.W 0 0 1 1 0 1	
6		5	5		5		5		6	

Format:	TRUNC.W.S	fd, fs			MIPS II	Ĺ
	TRUNC.W.D	fd, fs				

Purpose: To convert an FP value to 32-bit fixed-point, rounding toward zero.

Description: fd ← convert_and_round(fs)

The value in FPR *fs* in format *fmt*, is converted to a value in 32-bit word fixed-point format using rounding toward zero (rounding mode 1)). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

- Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.
- Imprecise exception model (R8000 normal mode): The default result, 2^{31} -1, is written to *fd*. No FCSR flag is set. If the Invalid Operation enable bit is set in the FCSR, an Invalid Operation exception is taken, imprecisely, at some future time.

Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed-point; see **Floating-Point Registers** on page B-6. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see section B 7 on page B-24. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor Unusable Reserved Instruction Floating-Point Inexact Overflow

Invalid Operation Unimplemented Operation



ASSEMBLER LANGUAGE SYNTAX

This appendix describes the assembler syntax valid for most R30xx assemblers..

The *compiler-dir* directives in the syntax are for use by compilers only, and they are not described in this book.

```
statement-list:
       statement
       statement statement-list
statement:
       stat \n
       stat ;
stat:
       label
       label instruction
       label data
       instruction
       data
       symdef
       directive
label:
       identifier :
       decimal :
identifier:
       [A-Za-z.$_][A-Za-z0-9.$_]
instruction:
       opcode
       opcode operand
       opcode operand , operand
       opcode operand, operand, operand
opcode:
       add
       sub
       etc.
operand:
       register
       (register)
       addr-immed (register)
       addr-immed
       float-register
       float-const
register:
       $decimal
float-register:
       $£decimal
```

```
addr-immed:
       label-expr
       label-expr + expr
       label-expr - expr
       expr
label-expr:
       Îabel-ref
       label-ref - label-ref
label-ref:
       numeric-ref
       identifier
numeric-ref:
       decimalf
       decimalb
data:
       data-mode data-list
       .ascii string
       . asciiz string
        . string string
        . space size , fill
data-mode:
       .byte
       .half
       .hword
       .word
       .int
       .long
       .short
       .float
       .single
       .double
       .quad
       .octa
data-list:
       data-expr
       data-list , data-expr
data-expr:
       expr
       float-const
       expr: repeat
       float-const : repeat
repeat:
       expr
symdef:
       constant-id = expr
constant-id:
       identifier
directive:
       set-dir
```

segment-dir align-dir symbol-dir block-dir compiler-dir set-dir: .set [no]volatile .set inolreorder .set [no]at .set [no]macro .set [no]bopt .set [no]move .set mipsn segment-dir: .text .data .rdata (E(OFF)) .rodata (ELF) .sdata listing-dir: .eject .list .nolist .psize lines , columns .subttl .title align-dir: .align expr symbol-dir: .globl identifier .extern identifier , constant .comm identifier , constant .lcomm identifier , constant block-dir: .ent identifier .ent identifier , constant .aent identifier, constant .mask expr , expr .fmask expr , expr .frame register , expr , register .end identifier .end compiler-dir: .alias register , register .bgnb expr .endb expr .file constant string .galive .gjaldef .gjrlive .lab identifier .livereg expr , expr .noalias register , register .option flag .verstamp constant constant

```
.vreg expr , expr
expr:
      expr binary-op expr
      term
term:
      unary-operator term
      primary
primary:
      constant
       (expr)
binary-op: one of
                   %
      *
             /
      +
             _
      <<
             >>
      &
      ۸
      Ι
unary-operator: one of
                          !
      +
            _
                   ~
constant:
      decimal
      hexadecimal
      octal
      character-const
      constant-id
decimal:
      [ 1-9][ 0-9] +
hexadecimal:
      Ox[0-9a-fA-F]+
      OX[0-9a-fA-F]+
octal:
      0[0-7]+
character-const:
      ' x'
string:
      "xxxx"
float-const: for example
      1.23 .23 0.23 1. 1.0 1.2e101.2e-15
```